aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJacky Bai <ping.bai@nxp.com>2023-04-28 12:08:42 +0800
committerStefano Babic <sbabic@denx.de>2023-05-21 16:54:41 +0200
commit37eb821e2e84b29f65a186ea14534b8ff6de499c (patch)
treee6deba78228cead1e53e7304a1ab2108abff19be
parent456f7ff8b28c4262bc12b1fbfb44a77d59085bbe (diff)
downloadu-boot-37eb821e2e84b29f65a186ea14534b8ff6de499c.zip
u-boot-37eb821e2e84b29f65a186ea14534b8ff6de499c.tar.gz
u-boot-37eb821e2e84b29f65a186ea14534b8ff6de499c.tar.bz2
ddr: imx93: Add 625M bypass clock support
Add 625M bypass clock that may be used DRAM 625M bypass mode support. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Reviewed-by: Ye Li <ye.li@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com>
-rw-r--r--arch/arm/mach-imx/imx9/clock.c3
-rw-r--r--drivers/ddr/imx/phy/ddrphy_utils.c3
2 files changed, 6 insertions, 0 deletions
diff --git a/arch/arm/mach-imx/imx9/clock.c b/arch/arm/mach-imx/imx9/clock.c
index 957f80f..a7eccca 100644
--- a/arch/arm/mach-imx/imx9/clock.c
+++ b/arch/arm/mach-imx/imx9/clock.c
@@ -648,6 +648,9 @@ void dram_pll_init(ulong pll_val)
void dram_enable_bypass(ulong clk_val)
{
switch (clk_val) {
+ case MHZ(625):
+ ccm_clk_root_cfg(DRAM_ALT_CLK_ROOT, SYS_PLL_PFD2, 1);
+ break;
case MHZ(400):
ccm_clk_root_cfg(DRAM_ALT_CLK_ROOT, SYS_PLL_PFD1, 2);
break;
diff --git a/drivers/ddr/imx/phy/ddrphy_utils.c b/drivers/ddr/imx/phy/ddrphy_utils.c
index 6a8b6be..fd8b411 100644
--- a/drivers/ddr/imx/phy/ddrphy_utils.c
+++ b/drivers/ddr/imx/phy/ddrphy_utils.c
@@ -148,6 +148,9 @@ void ddrphy_init_set_dfi_clk(unsigned int drate)
dram_pll_init(MHZ(167));
dram_disable_bypass();
break;
+ case 625:
+ dram_enable_bypass(MHZ(625));
+ break;
case 400:
dram_enable_bypass(MHZ(400));
break;