aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRobert Marko <robert.marko@sartura.hr>2020-10-08 22:05:14 +0200
committerTom Rini <trini@konsulko.com>2020-10-22 09:54:54 -0400
commitcfec8d36cebb8668c02ec2ff6aafa79ee382ce3c (patch)
tree267d447801702533e922e2f5e8c6e5dccf2d474a
parent033ec636fcb67d6f58a045a50977f8f1449378a9 (diff)
downloadu-boot-cfec8d36cebb8668c02ec2ff6aafa79ee382ce3c.zip
u-boot-cfec8d36cebb8668c02ec2ff6aafa79ee382ce3c.tar.gz
u-boot-cfec8d36cebb8668c02ec2ff6aafa79ee382ce3c.tar.bz2
IPQ40xx: Add PRNG support
Since we now have the driver for Qualcomm PRNG HW, lets use it and add the necessary clocks and nodes. Signed-off-by: Robert Marko <robert.marko@sartura.hr> Cc: Luka Perkov <luka.perkov@sartura.hr>
-rw-r--r--arch/arm/dts/qcom-ipq4019.dtsi7
-rw-r--r--arch/arm/mach-ipq40xx/clock-ipq4019.c4
2 files changed, 11 insertions, 0 deletions
diff --git a/arch/arm/dts/qcom-ipq4019.dtsi b/arch/arm/dts/qcom-ipq4019.dtsi
index 031691e..7a52ea2 100644
--- a/arch/arm/dts/qcom-ipq4019.dtsi
+++ b/arch/arm/dts/qcom-ipq4019.dtsi
@@ -60,6 +60,13 @@
u-boot,dm-pre-reloc;
};
+ rng: rng@22000 {
+ compatible = "qcom,prng";
+ reg = <0x22000 0x140>;
+ clocks = <&gcc GCC_PRNG_AHB_CLK>;
+ status = "disabled";
+ };
+
reset: gcc-reset@1800000 {
compatible = "qcom,gcc-reset-ipq4019";
reg = <0x1800000 0x60000>;
diff --git a/arch/arm/mach-ipq40xx/clock-ipq4019.c b/arch/arm/mach-ipq40xx/clock-ipq4019.c
index d5b5f4c..31ae971 100644
--- a/arch/arm/mach-ipq40xx/clock-ipq4019.c
+++ b/arch/arm/mach-ipq40xx/clock-ipq4019.c
@@ -54,6 +54,10 @@ static int msm_enable(struct clk *clk)
/* This clock is already initialized by SBL1 */
return 0;
break;
+ case GCC_PRNG_AHB_CLK: /*PRNG*/
+ /* This clock is already initialized by SBL1 */
+ return 0;
+ break;
default:
return 0;
}