aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorSoren Brinkmann <soren.brinkmann@xilinx.com>2013-10-30 15:49:32 +0100
committerAlbert ARIBAUD <albert.u.boot@aribaud.net>2013-12-10 13:05:39 +0100
commit3b100f6ce211611cca3bd8ec3d40b2e5e128f9f4 (patch)
treec2f69c9b01f4e63ec61ded22341eca9f51e51829
parent1dcdd86205708d3ab9f0dc3a2d6b5fa12b16fde4 (diff)
downloadu-boot-3b100f6ce211611cca3bd8ec3d40b2e5e128f9f4.zip
u-boot-3b100f6ce211611cca3bd8ec3d40b2e5e128f9f4.tar.gz
u-boot-3b100f6ce211611cca3bd8ec3d40b2e5e128f9f4.tar.bz2
serial: zynq: Remove unused #defines
Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
-rw-r--r--drivers/serial/serial_zynq.c4
1 files changed, 0 insertions, 4 deletions
diff --git a/drivers/serial/serial_zynq.c b/drivers/serial/serial_zynq.c
index 050b9c0..ff28f3c 100644
--- a/drivers/serial/serial_zynq.c
+++ b/drivers/serial/serial_zynq.c
@@ -21,10 +21,6 @@
#define ZYNQ_UART_MR_PARITY_NONE 0x00000020 /* No parity mode */
-/* Some clock/baud constants */
-#define ZYNQ_UART_BDIV 15 /* Default/reset BDIV value */
-#define ZYNQ_UART_BASECLK 3125000L /* master / (bdiv + 1) */
-
struct uart_zynq {
u32 control; /* Control Register [8:0] */
u32 mode; /* Mode Register [10:0] */