aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJohan Jonker <jbx6244@gmail.com>2023-03-13 01:30:20 +0100
committerKever Yang <kever.yang@rock-chips.com>2023-05-06 17:28:18 +0800
commit3eac1db2dffbb001a4dc3515659efcdee52fecdb (patch)
tree7c8a1002f5fc5f49accf56db8a22e84353e182a5
parent88a9e58b998dab620f6d7e71fda1a815f1a55058 (diff)
downloadu-boot-3eac1db2dffbb001a4dc3515659efcdee52fecdb.zip
u-boot-3eac1db2dffbb001a4dc3515659efcdee52fecdb.tar.gz
u-boot-3eac1db2dffbb001a4dc3515659efcdee52fecdb.tar.bz2
rockchip: spi: rk_spi: use base variable with uintptr_t size
The fdt_addr_t and phys_addr_t size have been decoupled. A 32bit CPU can expect 64-bit data from the device tree parser, so use a base variable with uintptr_t size in the rk_spi.c file. Signed-off-by: Johan Jonker <jbx6244@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org>
-rw-r--r--drivers/spi/rk_spi.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/spi/rk_spi.c b/drivers/spi/rk_spi.c
index 66b20fc..7de9433 100644
--- a/drivers/spi/rk_spi.c
+++ b/drivers/spi/rk_spi.c
@@ -45,7 +45,7 @@ struct rockchip_spi_plat {
struct dtd_rockchip_rk3288_spi of_plat;
#endif
s32 frequency; /* Default clock frequency, -1 for none */
- fdt_addr_t base;
+ uintptr_t base;
uint deactivate_delay_us; /* Delay to wait after deactivate */
uint activate_delay_us; /* Delay to wait after activate */
};