aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorEric Lin <eric.lin@sifive.com>2024-07-30 17:30:22 +0800
committerAnup Patel <anup@brainfault.org>2024-08-01 20:13:18 +0530
commita2807646a85878cb631cbc2b012cf888fc4427d7 (patch)
tree17dc88bd92872e6b4bef45e96a0569ee4099b007
parentbb7267a07f8f93b30355c66538f0752c4766b309 (diff)
downloadopensbi-master.zip
opensbi-master.tar.gz
opensbi-master.tar.bz2
include: Adjust Sscofpmf mhpmevent mask for upper 6 bitsHEADmaster
Currently, OpenSBI reserves the upper 16 bits in mhpmevent for the Sscofpmf extension. However, according to the Sscofpmf extension specification [1], it only defines the upper 6 bits in mhpmevent for privilege mode inhibit and counter overflow disable. Other bits are defined by the platform for event selection. Since vendors might define raw event encoding exceeding 48 bits in mhpmevent, we should adjust the MHPMEVENT_SSCOF_MASK to support it. Link: https://github.com/riscv/riscv-isa-manual [1] Signed-off-by: Eric Lin <eric.lin@sifive.com> Reviewed-By: Xiang W <wxjstz@126.com> Reviewed-By: Anup Patel <anup@brainfault.org>
-rw-r--r--include/sbi/riscv_encoding.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/include/sbi/riscv_encoding.h b/include/sbi/riscv_encoding.h
index 477fa3a..050674a 100644
--- a/include/sbi/riscv_encoding.h
+++ b/include/sbi/riscv_encoding.h
@@ -207,7 +207,7 @@
#endif
-#define MHPMEVENT_SSCOF_MASK _ULL(0xFFFF000000000000)
+#define MHPMEVENT_SSCOF_MASK _ULL(0xFC00000000000000)
#define ENVCFG_STCE (_ULL(1) << 63)
#define ENVCFG_PBMTE (_ULL(1) << 62)