1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
|
// RUN: mlir-opt -verify-diagnostics -split-input-file %s | mlir-opt | FileCheck %s
func.func @arm_sve_sdot(%a: vector<[16]xi8>,
%b: vector<[16]xi8>,
%c: vector<[4]xi32>) -> vector<[4]xi32> {
// CHECK: arm_sve.sdot {{.*}}: vector<[16]xi8> to vector<[4]xi32
%0 = arm_sve.sdot %c, %a, %b :
vector<[16]xi8> to vector<[4]xi32>
return %0 : vector<[4]xi32>
}
// -----
func.func @arm_sve_smmla(%a: vector<[16]xi8>,
%b: vector<[16]xi8>,
%c: vector<[4]xi32>) -> vector<[4]xi32> {
// CHECK: arm_sve.smmla {{.*}}: vector<[16]xi8> to vector<[4]xi3
%0 = arm_sve.smmla %c, %a, %b :
vector<[16]xi8> to vector<[4]xi32>
return %0 : vector<[4]xi32>
}
// -----
func.func @arm_sve_udot(%a: vector<[16]xi8>,
%b: vector<[16]xi8>,
%c: vector<[4]xi32>) -> vector<[4]xi32> {
// CHECK: arm_sve.udot {{.*}}: vector<[16]xi8> to vector<[4]xi32
%0 = arm_sve.udot %c, %a, %b :
vector<[16]xi8> to vector<[4]xi32>
return %0 : vector<[4]xi32>
}
// -----
func.func @arm_sve_ummla(%a: vector<[16]xi8>,
%b: vector<[16]xi8>,
%c: vector<[4]xi32>) -> vector<[4]xi32> {
// CHECK: arm_sve.ummla {{.*}}: vector<[16]xi8> to vector<[4]xi3
%0 = arm_sve.ummla %c, %a, %b :
vector<[16]xi8> to vector<[4]xi32>
return %0 : vector<[4]xi32>
}
// -----
func.func @arm_sve_masked_arithi(%a: vector<[4]xi32>,
%b: vector<[4]xi32>,
%c: vector<[4]xi32>,
%d: vector<[4]xi32>,
%e: vector<[4]xi32>,
%mask: vector<[4]xi1>)
-> vector<[4]xi32> {
// CHECK: arm_sve.masked.muli {{.*}}: vector<[4]xi1>, vector<
%0 = arm_sve.masked.muli %mask, %a, %b : vector<[4]xi1>,
vector<[4]xi32>
// CHECK: arm_sve.masked.addi {{.*}}: vector<[4]xi1>, vector<
%1 = arm_sve.masked.addi %mask, %0, %c : vector<[4]xi1>,
vector<[4]xi32>
// CHECK: arm_sve.masked.subi {{.*}}: vector<[4]xi1>, vector<
%2 = arm_sve.masked.subi %mask, %1, %d : vector<[4]xi1>,
vector<[4]xi32>
// CHECK: arm_sve.masked.divi_signed
%3 = arm_sve.masked.divi_signed %mask, %2, %e : vector<[4]xi1>,
vector<[4]xi32>
// CHECK: arm_sve.masked.divi_unsigned
%4 = arm_sve.masked.divi_unsigned %mask, %3, %e : vector<[4]xi1>,
vector<[4]xi32>
return %2 : vector<[4]xi32>
}
// -----
func.func @arm_sve_masked_arithf(%a: vector<[4]xf32>,
%b: vector<[4]xf32>,
%c: vector<[4]xf32>,
%d: vector<[4]xf32>,
%e: vector<[4]xf32>,
%mask: vector<[4]xi1>)
-> vector<[4]xf32> {
// CHECK: arm_sve.masked.mulf {{.*}}: vector<[4]xi1>, vector<
%0 = arm_sve.masked.mulf %mask, %a, %b : vector<[4]xi1>,
vector<[4]xf32>
// CHECK: arm_sve.masked.addf {{.*}}: vector<[4]xi1>, vector<
%1 = arm_sve.masked.addf %mask, %0, %c : vector<[4]xi1>,
vector<[4]xf32>
// CHECK: arm_sve.masked.subf {{.*}}: vector<[4]xi1>, vector<
%2 = arm_sve.masked.subf %mask, %1, %d : vector<[4]xi1>,
vector<[4]xf32>
// CHECK: arm_sve.masked.divf {{.*}}: vector<[4]xi1>, vector<
%3 = arm_sve.masked.divf %mask, %2, %e : vector<[4]xi1>,
vector<[4]xf32>
return %3 : vector<[4]xf32>
}
// -----
func.func @arm_sve_convert_to_svbool(%a: vector<[1]xi1>,
%b: vector<[2]xi1>,
%c: vector<[4]xi1>,
%d: vector<[8]xi1>,
%e: vector<2x3x[1]xi1>,
%f: vector<4x[2]xi1>,
%g: vector<1x1x1x2x[4]xi1>,
%h: vector<100x[8]xi1>) {
// CHECK: arm_sve.convert_to_svbool %{{.*}} : vector<[1]xi1>
%1 = arm_sve.convert_to_svbool %a : vector<[1]xi1>
// CHECK: arm_sve.convert_to_svbool %{{.*}} : vector<[2]xi1>
%2 = arm_sve.convert_to_svbool %b : vector<[2]xi1>
// CHECK: arm_sve.convert_to_svbool %{{.*}} : vector<[4]xi1>
%3 = arm_sve.convert_to_svbool %c : vector<[4]xi1>
// CHECK: arm_sve.convert_to_svbool %{{.*}} : vector<[8]xi1>
%4 = arm_sve.convert_to_svbool %d : vector<[8]xi1>
// CHECK: arm_sve.convert_to_svbool %{{.*}} : vector<2x3x[1]xi1>
%5 = arm_sve.convert_to_svbool %e : vector<2x3x[1]xi1>
// CHECK: arm_sve.convert_to_svbool %{{.*}} : vector<4x[2]xi1>
%6 = arm_sve.convert_to_svbool %f : vector<4x[2]xi1>
// CHECK: arm_sve.convert_to_svbool %{{.*}} : vector<1x1x1x2x[4]xi1>
%7 = arm_sve.convert_to_svbool %g : vector<1x1x1x2x[4]xi1>
// CHECK: arm_sve.convert_to_svbool %{{.*}} : vector<100x[8]xi1>
%8 = arm_sve.convert_to_svbool %h : vector<100x[8]xi1>
return
}
// -----
func.func @arm_sve_convert_from_svbool(%a: vector<[16]xi1>,
%b: vector<2x3x[16]xi1>,
%c: vector<4x[16]xi1>,
%d: vector<1x1x1x1x[16]xi1>,
%e: vector<32x[16]xi1>) {
// CHECK: arm_sve.convert_from_svbool %{{.*}} : vector<[1]xi1>
%1 = arm_sve.convert_from_svbool %a : vector<[1]xi1>
// CHECK: arm_sve.convert_from_svbool %{{.*}} : vector<[2]xi1>
%2 = arm_sve.convert_from_svbool %a : vector<[2]xi1>
// CHECK: arm_sve.convert_from_svbool %{{.*}} : vector<[4]xi1>
%3 = arm_sve.convert_from_svbool %a : vector<[4]xi1>
// CHECK: arm_sve.convert_from_svbool %{{.*}} : vector<[8]xi1>
%4 = arm_sve.convert_from_svbool %a : vector<[8]xi1>
// CHECK: arm_sve.convert_from_svbool %{{.*}} : vector<2x3x[1]xi1>
%5 = arm_sve.convert_from_svbool %b : vector<2x3x[1]xi1>
// CHECK: arm_sve.convert_from_svbool %{{.*}} : vector<4x[2]xi1>
%6 = arm_sve.convert_from_svbool %c : vector<4x[2]xi1>
// CHECK: arm_sve.convert_from_svbool %{{.*}} : vector<1x1x1x1x[4]xi1>
%7 = arm_sve.convert_from_svbool %d : vector<1x1x1x1x[4]xi1>
// CHECK: arm_sve.convert_from_svbool %{{.*}} : vector<32x[8]xi1>
%8 = arm_sve.convert_from_svbool %e : vector<32x[8]xi1>
return
}
// -----
func.func @arm_sve_zip_x2(
%v1: vector<[2]xi64>,
%v2: vector<[2]xf64>,
%v3: vector<[4]xi32>,
%v4: vector<[4]xf32>,
%v5: vector<[8]xi16>,
%v6: vector<[8]xf16>,
%v7: vector<[8]xbf16>,
%v8: vector<[16]xi8>
) {
// CHECK: arm_sve.zip.x2 %{{.*}} : vector<[2]xi64>
%a1, %b1 = arm_sve.zip.x2 %v1, %v1 : vector<[2]xi64>
// CHECK: arm_sve.zip.x2 %{{.*}} : vector<[2]xf64>
%a2, %b2 = arm_sve.zip.x2 %v2, %v2 : vector<[2]xf64>
// CHECK: arm_sve.zip.x2 %{{.*}} : vector<[4]xi32>
%a3, %b3 = arm_sve.zip.x2 %v3, %v3 : vector<[4]xi32>
// CHECK: arm_sve.zip.x2 %{{.*}} : vector<[4]xf32>
%a4, %b4 = arm_sve.zip.x2 %v4, %v4 : vector<[4]xf32>
// CHECK: arm_sve.zip.x2 %{{.*}} : vector<[8]xi16>
%a5, %b5 = arm_sve.zip.x2 %v5, %v5 : vector<[8]xi16>
// CHECK: arm_sve.zip.x2 %{{.*}} : vector<[8]xf16>
%a6, %b6 = arm_sve.zip.x2 %v6, %v6 : vector<[8]xf16>
// CHECK: arm_sve.zip.x2 %{{.*}} : vector<[8]xbf16>
%a7, %b7 = arm_sve.zip.x2 %v7, %v7 : vector<[8]xbf16>
// CHECK: arm_sve.zip.x2 %{{.*}} : vector<[16]xi8>
%a8, %b8 = arm_sve.zip.x2 %v8, %v8 : vector<[16]xi8>
return
}
// -----
func.func @arm_sve_zip_x4(
%v1: vector<[2]xi64>,
%v2: vector<[2]xf64>,
%v3: vector<[4]xi32>,
%v4: vector<[4]xf32>,
%v5: vector<[8]xi16>,
%v6: vector<[8]xf16>,
%v7: vector<[8]xbf16>,
%v8: vector<[16]xi8>
) {
// CHECK: arm_sve.zip.x4 %{{.*}} : vector<[2]xi64>
%a1, %b1, %c1, %d1 = arm_sve.zip.x4 %v1, %v1, %v1, %v1 : vector<[2]xi64>
// CHECK: arm_sve.zip.x4 %{{.*}} : vector<[2]xf64>
%a2, %b2, %c2, %d2 = arm_sve.zip.x4 %v2, %v2, %v2, %v2 : vector<[2]xf64>
// CHECK: arm_sve.zip.x4 %{{.*}} : vector<[4]xi32>
%a3, %b3, %c3, %d3 = arm_sve.zip.x4 %v3, %v3, %v3, %v3 : vector<[4]xi32>
// CHECK: arm_sve.zip.x4 %{{.*}} : vector<[4]xf32>
%a4, %b4, %c4, %d4 = arm_sve.zip.x4 %v4, %v4, %v4, %v4 : vector<[4]xf32>
// CHECK: arm_sve.zip.x4 %{{.*}} : vector<[8]xi16>
%a5, %b5, %c5, %d5 = arm_sve.zip.x4 %v5, %v5, %v5, %v5 : vector<[8]xi16>
// CHECK: arm_sve.zip.x4 %{{.*}} : vector<[8]xf16>
%a6, %b6, %c6, %d6 = arm_sve.zip.x4 %v6, %v6, %v6, %v6 : vector<[8]xf16>
// CHECK: arm_sve.zip.x4 %{{.*}} : vector<[8]xbf16>
%a7, %b7, %c7, %d7 = arm_sve.zip.x4 %v7, %v7, %v7, %v7 : vector<[8]xbf16>
// CHECK: arm_sve.zip.x4 %{{.*}} : vector<[16]xi8>
%a8, %b8, %c8, %d8 = arm_sve.zip.x4 %v8, %v8, %v8, %v8 : vector<[16]xi8>
return
}
|
