1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-unknown-linux-gnu | FileCheck %s
define ptr @large_loop_switch(ptr %p) {
; CHECK-LABEL: large_loop_switch:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: pushq %rbx
; CHECK-NEXT: .cfi_def_cfa_offset 16
; CHECK-NEXT: .cfi_offset %rbx, -16
; CHECK-NEXT: movq %rdi, %rax
; CHECK-NEXT: movl $6, %ebx
; CHECK-NEXT: movl %ebx, %ecx
; CHECK-NEXT: jmpq *.LJTI0_0(,%rcx,8)
; CHECK-NEXT: .LBB0_1: # %for.cond.cleanup
; CHECK-NEXT: movl $530, %edi # imm = 0x212
; CHECK-NEXT: movq %rax, %rsi
; CHECK-NEXT: popq %rbx
; CHECK-NEXT: .cfi_def_cfa_offset 8
; CHECK-NEXT: jmp ccc@PLT # TAILCALL
; CHECK-NEXT: .p2align 4
; CHECK-NEXT: .LBB0_2: # %sw.bb1
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: .cfi_def_cfa_offset 16
; CHECK-NEXT: movl $531, %edi # imm = 0x213
; CHECK-NEXT: movq %rax, %rsi
; CHECK-NEXT: callq ccc@PLT
; CHECK-NEXT: decl %ebx
; CHECK-NEXT: movl %ebx, %ecx
; CHECK-NEXT: jmpq *.LJTI0_0(,%rcx,8)
; CHECK-NEXT: .p2align 4
; CHECK-NEXT: .LBB0_3: # %sw.bb3
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: movl $532, %edi # imm = 0x214
; CHECK-NEXT: movq %rax, %rsi
; CHECK-NEXT: callq bbb@PLT
; CHECK-NEXT: decl %ebx
; CHECK-NEXT: movl %ebx, %ecx
; CHECK-NEXT: jmpq *.LJTI0_0(,%rcx,8)
; CHECK-NEXT: .p2align 4
; CHECK-NEXT: .LBB0_4: # %sw.bb5
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: movl $533, %edi # imm = 0x215
; CHECK-NEXT: movq %rax, %rsi
; CHECK-NEXT: callq bbb@PLT
; CHECK-NEXT: decl %ebx
; CHECK-NEXT: movl %ebx, %ecx
; CHECK-NEXT: jmpq *.LJTI0_0(,%rcx,8)
; CHECK-NEXT: .p2align 4
; CHECK-NEXT: .LBB0_5: # %sw.bb7
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: movl $535, %edi # imm = 0x217
; CHECK-NEXT: movq %rax, %rsi
; CHECK-NEXT: callq bbb@PLT
; CHECK-NEXT: decl %ebx
; CHECK-NEXT: movl %ebx, %ecx
; CHECK-NEXT: jmpq *.LJTI0_0(,%rcx,8)
; CHECK-NEXT: .p2align 4
; CHECK-NEXT: .LBB0_6: # %sw.bb9
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: movl $536, %edi # imm = 0x218
; CHECK-NEXT: movq %rax, %rsi
; CHECK-NEXT: callq ccc@PLT
; CHECK-NEXT: decl %ebx
; CHECK-NEXT: movl %ebx, %ecx
; CHECK-NEXT: jmpq *.LJTI0_0(,%rcx,8)
; CHECK-NEXT: .p2align 4
; CHECK-NEXT: .LBB0_7: # %sw.bb11
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: movl $658, %edi # imm = 0x292
; CHECK-NEXT: movq %rax, %rsi
; CHECK-NEXT: callq bbb@PLT
; CHECK-NEXT: decl %ebx
; CHECK-NEXT: movl %ebx, %ecx
; CHECK-NEXT: jmpq *.LJTI0_0(,%rcx,8)
entry:
br label %for.body
for.cond.cleanup: ; preds = %for.body
%call = tail call ptr @ccc(i32 signext 530, ptr %p.addr.03006)
ret ptr %call
for.body: ; preds = %for.inc, %entry
%i.03007 = phi i32 [ 6, %entry ], [ %dec, %for.inc ]
%p.addr.03006 = phi ptr [ %p, %entry ], [ %p.addr.1, %for.inc ]
switch i32 %i.03007, label %for.body.unreachabledefault [
i32 0, label %for.cond.cleanup
i32 1, label %sw.bb1
i32 2, label %sw.bb3
i32 3, label %sw.bb5
i32 4, label %sw.bb7
i32 5, label %sw.bb9
i32 6, label %sw.bb11
]
sw.bb1: ; preds = %for.body
%call2 = tail call ptr @ccc(i32 signext 531, ptr %p.addr.03006)
br label %for.inc
sw.bb3: ; preds = %for.body
%call4 = tail call ptr @bbb(i32 signext 532, ptr %p.addr.03006)
br label %for.inc
sw.bb5: ; preds = %for.body
%call6 = tail call ptr @bbb(i32 signext 533, ptr %p.addr.03006)
br label %for.inc
sw.bb7: ; preds = %for.body
%call8 = tail call ptr @bbb(i32 signext 535, ptr %p.addr.03006)
br label %for.inc
sw.bb9: ; preds = %for.body
%call10 = tail call ptr @ccc(i32 signext 536, ptr %p.addr.03006)
br label %for.inc
sw.bb11: ; preds = %for.body
%call12 = tail call ptr @bbb(i32 signext 658, ptr %p.addr.03006)
br label %for.inc
for.body.unreachabledefault: ; preds = %for.body
unreachable
for.inc: ; preds = %sw.bb1, %sw.bb3, %sw.bb5, %sw.bb7, %sw.bb9, %sw.bb11
%p.addr.1 = phi ptr [ %call12, %sw.bb11 ], [ %call10, %sw.bb9 ], [ %call8, %sw.bb7 ], [ %call6, %sw.bb5 ], [ %call4, %sw.bb3 ], [ %call2, %sw.bb1 ]
%dec = add nsw i32 %i.03007, -1
br label %for.body
}
declare ptr @bbb(i32 signext, ptr)
declare ptr @ccc(i32 signext, ptr)
define i32 @interp_switch(ptr nocapture readonly %0, i32 %1) {
; CHECK-LABEL: interp_switch:
; CHECK: # %bb.0:
; CHECK-NEXT: movl %esi, %eax
; CHECK-NEXT: jmp .LBB1_1
; CHECK-NEXT: .LBB1_7: # in Loop: Header=BB1_1 Depth=1
; CHECK-NEXT: addl $7, %eax
; CHECK-NEXT: incq %rdi
; CHECK-NEXT: .p2align 4
; CHECK-NEXT: .LBB1_1: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: movzbl (%rdi), %ecx
; CHECK-NEXT: decl %ecx
; CHECK-NEXT: cmpl $5, %ecx
; CHECK-NEXT: ja .LBB1_9
; CHECK-NEXT: # %bb.2: # in Loop: Header=BB1_1 Depth=1
; CHECK-NEXT: jmpq *.LJTI1_0(,%rcx,8)
; CHECK-NEXT: .LBB1_3: # in Loop: Header=BB1_1 Depth=1
; CHECK-NEXT: incl %eax
; CHECK-NEXT: incq %rdi
; CHECK-NEXT: jmp .LBB1_1
; CHECK-NEXT: .LBB1_5: # in Loop: Header=BB1_1 Depth=1
; CHECK-NEXT: addl %eax, %eax
; CHECK-NEXT: incq %rdi
; CHECK-NEXT: jmp .LBB1_1
; CHECK-NEXT: .LBB1_6: # in Loop: Header=BB1_1 Depth=1
; CHECK-NEXT: movl %eax, %ecx
; CHECK-NEXT: shrl $31, %ecx
; CHECK-NEXT: addl %eax, %ecx
; CHECK-NEXT: sarl %ecx
; CHECK-NEXT: incq %rdi
; CHECK-NEXT: movl %ecx, %eax
; CHECK-NEXT: jmp .LBB1_1
; CHECK-NEXT: .LBB1_4: # in Loop: Header=BB1_1 Depth=1
; CHECK-NEXT: decl %eax
; CHECK-NEXT: incq %rdi
; CHECK-NEXT: jmp .LBB1_1
; CHECK-NEXT: .LBB1_8: # in Loop: Header=BB1_1 Depth=1
; CHECK-NEXT: negl %eax
; CHECK-NEXT: incq %rdi
; CHECK-NEXT: jmp .LBB1_1
; CHECK-NEXT: .LBB1_9:
; CHECK-NEXT: retq
br label %3
3: ; preds = %21, %2
%4 = phi i64 [ 0, %2 ], [ %6, %21 ]
%5 = phi i32 [ %1, %2 ], [ %22, %21 ]
%6 = add nuw i64 %4, 1
%7 = getelementptr inbounds i8, ptr %0, i64 %4
%8 = load i8, ptr %7, align 1
switch i8 %8, label %23 [
i8 6, label %19
i8 1, label %9
i8 2, label %11
i8 3, label %13
i8 4, label %15
i8 5, label %17
]
9: ; preds = %3
%10 = add nsw i32 %5, 1
br label %21
11: ; preds = %3
%12 = add nsw i32 %5, -1
br label %21
13: ; preds = %3
%14 = shl nsw i32 %5, 1
br label %21
15: ; preds = %3
%16 = sdiv i32 %5, 2
br label %21
17: ; preds = %3
%18 = add nsw i32 %5, 7
br label %21
19: ; preds = %3
%20 = sub nsw i32 0, %5
br label %21
21: ; preds = %19, %17, %15, %13, %11, %9
%22 = phi i32 [ %20, %19 ], [ %18, %17 ], [ %16, %15 ], [ %14, %13 ], [ %12, %11 ], [ %10, %9 ]
br label %3
23: ; preds = %3
ret i32 %5
}
|
