blob: 86fca9051dab4cea24b625d664d6b463cc3ec7e9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+mmx | FileCheck %s
;; Verify that the mmx 'y' constraint works with arbitrary IR types.
define <2 x i32> @test_mmx_asm(<2 x i32> %a) nounwind {
; CHECK-LABEL: test_mmx_asm:
; CHECK: # %bb.0:
; CHECK-NEXT: movdq2q %xmm0, %mm0
; CHECK-NEXT: #APP
; CHECK-NEXT: # %mm0 = %mm0
; CHECK-NEXT: #NO_APP
; CHECK-NEXT: #APP
; CHECK-NEXT: # %mm0 = %mm0
; CHECK-NEXT: #NO_APP
; CHECK-NEXT: movq2dq %mm0, %xmm0
; CHECK-NEXT: retq
%1 = tail call i64 asm sideeffect "# $0 = $1", "=y,y"(<2 x i32> %a)
%2 = tail call <2 x i32> asm sideeffect "# $0 = $1", "=y,y"(i64 %1)
ret <2 x i32> %2
}
;; And same thing with the 'Ym' constraint.
define <2 x i32> @test_mmx_asm_Ym(<2 x i32> %a) nounwind {
; CHECK-LABEL: test_mmx_asm_Ym:
; CHECK: # %bb.0:
; CHECK-NEXT: movdq2q %xmm0, %mm0
; CHECK-NEXT: #APP
; CHECK-NEXT: # %mm0 = %mm0
; CHECK-NEXT: #NO_APP
; CHECK-NEXT: #APP
; CHECK-NEXT: # %mm0 = %mm0
; CHECK-NEXT: #NO_APP
; CHECK-NEXT: movq2dq %mm0, %xmm0
; CHECK-NEXT: retq
%1 = tail call i64 asm sideeffect "# $0 = $1", "=^Ym,^Ym"(<2 x i32> %a)
%2 = tail call <2 x i32> asm sideeffect "# $0 = $1", "=^Ym,^Ym"(i64 %1)
ret <2 x i32> %2
}
|
