aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/Thumb2/thumb2-tbh.ll
blob: 398c4cc6781f78354664c619d6fb01810f5cf89a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
; RUN: llc < %s -mtriple=thumbv7-apple-darwin -relocation-model=pic | FileCheck %s --check-prefix=CHECK --check-prefix=T2
; RUN: llc < %s -mtriple=thumbv6m-apple-darwin -relocation-model=pic | FileCheck %s --check-prefix=T1DISABLED
; FIXME: llc < %s -mtriple=thumbv6m-apple-darwin -relocation-model=pic | FileCheck %s --check-prefix=CHECK --check-prefix=T1
; FIXME: llc < %s -mtriple=thumbv6m-apple-darwin -relocation-model=static | FileCheck %s --check-prefix=CHECK --check-prefix=T1

; FIXME: Thumb1 tests temporarily disabled; MachineLICM is now hoisting the
; subs, so the jump table can't be formed.
; T1DISABLED: .data_region jt32

; Thumb2 target should reorder the bb's in order to use tbb / tbh.

	%struct.R_flstr = type { i32, i32, ptr }
	%struct._T_tstr = type { i32, ptr, ptr }
@_C_nextcmd = external global i32		; <ptr> [#uses=3]
@.str31 = external constant [28 x i8], align 1		; <ptr> [#uses=1]
@_T_gtol = external global ptr		; <ptr> [#uses=2]

declare i32 @strlen(ptr nocapture) nounwind readonly

declare void @Z_fatal(ptr) noreturn nounwind

declare noalias ptr @calloc(i32, i32) nounwind

; Jump tables are not anchored next to the TBB/TBH any more. Make sure the
; correct address is still calculated (i.e. via a PC-relative symbol *at* the
; TBB/TBH).
define i32 @main(i32 %argc, ptr nocapture %argv) nounwind {
; CHECK-LABEL: main:
; CHECK-NOT: adr {{r[0-9]+}}, LJTI
; T1:          lsls r[[x:[0-9]+]], {{r[0-9]+}}, #1
; CHECK: [[PCREL_ANCHOR:LCPI[0-9]+_[0-9]+]]:
; T2-NEXT:     tbb [pc, {{r[0-9]+}}]
; T1-NEXT:     add  pc, r[[x]]

; CHECK: LJTI0_0:
; CHECK-NEXT: .data_region jt8
; CHECK-NEXT: .byte (LBB{{[0-9]+_[0-9]+}}-([[PCREL_ANCHOR]]+4))/2

entry:
	br label %bb42.i

bb1.i2:		; preds = %bb42.i
	br label %bb40.i

bb5.i:		; preds = %bb42.i
	%0 = or i32 %argc, 32		; <i32> [#uses=1]
	br label %bb40.i

bb7.i:		; preds = %bb42.i
	call  void @_T_addtol(ptr @_T_gtol, i32 0, ptr null) nounwind
	unreachable

bb15.i:		; preds = %bb42.i
	call  void @_T_addtol(ptr @_T_gtol, i32 2, ptr null) nounwind
	unreachable

bb23.i:		; preds = %bb42.i
	%1 = call  i32 @strlen(ptr null) nounwind readonly		; <i32> [#uses=0]
	unreachable

bb33.i:		; preds = %bb42.i
	store i32 0, ptr @_C_nextcmd, align 4
	%2 = call  noalias ptr @calloc(i32 21, i32 1) nounwind		; <ptr> [#uses=0]
	unreachable

bb34.i:		; preds = %bb42.i
	%3 = load i32, ptr @_C_nextcmd, align 4		; <i32> [#uses=1]
	%4 = add i32 %3, 1		; <i32> [#uses=1]
	store i32 %4, ptr @_C_nextcmd, align 4
	%5 = call  noalias ptr @calloc(i32 22, i32 1) nounwind		; <ptr> [#uses=0]
	unreachable

bb35.i:		; preds = %bb42.i
	%6 = call  noalias ptr @calloc(i32 20, i32 1) nounwind		; <ptr> [#uses=0]
	unreachable

bb37.i:		; preds = %bb42.i
	%7 = call  noalias ptr @calloc(i32 14, i32 1) nounwind		; <ptr> [#uses=0]
	unreachable

bb39.i:		; preds = %bb42.i
	call  void @Z_fatal(ptr @.str31) nounwind
	unreachable

bb40.i:		; preds = %bb42.i, %bb5.i, %bb1.i2
	br label %bb42.i

bb42.i:		; preds = %bb40.i, %entry
	switch i32 %argc, label %bb39.i [
		i32 67, label %bb33.i
		i32 70, label %bb35.i
		i32 77, label %bb37.i
		i32 83, label %bb34.i
		i32 97, label %bb7.i
		i32 100, label %bb5.i
		i32 101, label %bb40.i
		i32 102, label %bb23.i
		i32 105, label %bb15.i
		i32 116, label %bb1.i2
	]
}

declare void @_T_addtol(ptr nocapture, i32, ptr) nounwind