1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -verify-machineinstrs < %s \
; RUN: | FileCheck %s -check-prefixes=RV32
; RUN: llc -mtriple=riscv64 -verify-machineinstrs < %s \
; RUN: | FileCheck %s -check-prefixes=RV64
define i32 @optbranch_32(i32 %Arg) {
; RV32-LABEL: optbranch_32:
; RV32: # %bb.0: # %bb
; RV32-NEXT: addi a0, a0, 1
; RV32-NEXT: bnez a0, .LBB0_2
; RV32-NEXT: # %bb.1: # %bb2
; RV32-NEXT: li a0, -1
; RV32-NEXT: .LBB0_2: # %bb3
; RV32-NEXT: ret
;
; RV64-LABEL: optbranch_32:
; RV64: # %bb.0: # %bb
; RV64-NEXT: addiw a0, a0, 1
; RV64-NEXT: bnez a0, .LBB0_2
; RV64-NEXT: # %bb.1: # %bb2
; RV64-NEXT: li a0, -1
; RV64-NEXT: .LBB0_2: # %bb3
; RV64-NEXT: ret
bb:
%i1 = icmp eq i32 %Arg, -1
br i1 %i1, label %bb2, label %bb3
bb2:
ret i32 -1
bb3:
%i4 = add nuw i32 %Arg, 1
ret i32 %i4
}
define i64 @optbranch_64(i64 %Arg) {
; RV32-LABEL: optbranch_64:
; RV32: # %bb.0: # %bb
; RV32-NEXT: addi a0, a0, 1
; RV32-NEXT: seqz a2, a0
; RV32-NEXT: add a1, a1, a2
; RV32-NEXT: or a2, a0, a1
; RV32-NEXT: bnez a2, .LBB1_2
; RV32-NEXT: # %bb.1: # %bb2
; RV32-NEXT: li a0, -1
; RV32-NEXT: li a1, -1
; RV32-NEXT: .LBB1_2: # %bb3
; RV32-NEXT: ret
;
; RV64-LABEL: optbranch_64:
; RV64: # %bb.0: # %bb
; RV64-NEXT: addi a0, a0, 1
; RV64-NEXT: bnez a0, .LBB1_2
; RV64-NEXT: # %bb.1: # %bb2
; RV64-NEXT: li a0, -1
; RV64-NEXT: .LBB1_2: # %bb3
; RV64-NEXT: ret
bb:
%i1 = icmp eq i64 %Arg, -1
br i1 %i1, label %bb2, label %bb3
bb2:
ret i64 -1
bb3:
%i4 = add nuw i64 %Arg, 1
ret i64 %i4
}
define i32 @test_lshr(i32 %v) {
; RV32-LABEL: test_lshr:
; RV32: # %bb.0: # %entry
; RV32-NEXT: li a1, 0
; RV32-NEXT: beqz a0, .LBB2_2
; RV32-NEXT: .LBB2_1: # %for.body
; RV32-NEXT: # =>This Inner Loop Header: Depth=1
; RV32-NEXT: andi a2, a0, 1
; RV32-NEXT: srli a0, a0, 1
; RV32-NEXT: add a1, a1, a2
; RV32-NEXT: bnez a0, .LBB2_1
; RV32-NEXT: .LBB2_2: # %for.end
; RV32-NEXT: mv a0, a1
; RV32-NEXT: ret
;
; RV64-LABEL: test_lshr:
; RV64: # %bb.0: # %entry
; RV64-NEXT: sext.w a1, a0
; RV64-NEXT: beqz a1, .LBB2_3
; RV64-NEXT: # %bb.1: # %for.body.preheader
; RV64-NEXT: li a1, 0
; RV64-NEXT: .LBB2_2: # %for.body
; RV64-NEXT: # =>This Inner Loop Header: Depth=1
; RV64-NEXT: andi a2, a0, 1
; RV64-NEXT: srliw a0, a0, 1
; RV64-NEXT: addw a1, a1, a2
; RV64-NEXT: bnez a0, .LBB2_2
; RV64-NEXT: .LBB2_3: # %for.end
; RV64-NEXT: mv a0, a1
; RV64-NEXT: ret
entry:
%tobool.not4 = icmp eq i32 %v, 0
br i1 %tobool.not4, label %for.end, label %for.body
for.body: ; preds = %entry, %for.body
%c.06 = phi i32 [ %add, %for.body ], [ 0, %entry ]
%v.addr.05 = phi i32 [ %shr, %for.body ], [ %v, %entry ]
%and = and i32 %v.addr.05, 1
%add = add i32 %c.06, %and
%shr = lshr i32 %v.addr.05, 1
%tobool.not = icmp ult i32 %v.addr.05, 2
br i1 %tobool.not, label %for.end, label %for.body
for.end: ; preds = %for.body, %entry
%c.0.lcssa = phi i32 [ 0, %entry ], [ %add, %for.body ]
ret i32 %c.0.lcssa
}
define i32 @test_lshr2(ptr nocapture %x, ptr nocapture readonly %y, i32 %n) {
; RV32-LABEL: test_lshr2:
; RV32: # %bb.0: # %entry
; RV32-NEXT: srli a2, a2, 2
; RV32-NEXT: beqz a2, .LBB3_3
; RV32-NEXT: # %bb.1: # %while.body.preheader
; RV32-NEXT: slli a2, a2, 2
; RV32-NEXT: add a2, a1, a2
; RV32-NEXT: .LBB3_2: # %while.body
; RV32-NEXT: # =>This Inner Loop Header: Depth=1
; RV32-NEXT: lw a3, 0(a1)
; RV32-NEXT: addi a4, a1, 4
; RV32-NEXT: slli a3, a3, 1
; RV32-NEXT: addi a1, a0, 4
; RV32-NEXT: sw a3, 0(a0)
; RV32-NEXT: mv a0, a1
; RV32-NEXT: mv a1, a4
; RV32-NEXT: bne a4, a2, .LBB3_2
; RV32-NEXT: .LBB3_3: # %while.end
; RV32-NEXT: li a0, 0
; RV32-NEXT: ret
;
; RV64-LABEL: test_lshr2:
; RV64: # %bb.0: # %entry
; RV64-NEXT: srliw a2, a2, 2
; RV64-NEXT: beqz a2, .LBB3_3
; RV64-NEXT: # %bb.1: # %while.body.preheader
; RV64-NEXT: addi a2, a2, -1
; RV64-NEXT: slli a2, a2, 32
; RV64-NEXT: srli a2, a2, 30
; RV64-NEXT: add a2, a2, a1
; RV64-NEXT: addi a2, a2, 4
; RV64-NEXT: .LBB3_2: # %while.body
; RV64-NEXT: # =>This Inner Loop Header: Depth=1
; RV64-NEXT: lw a3, 0(a1)
; RV64-NEXT: addi a4, a1, 4
; RV64-NEXT: slli a3, a3, 1
; RV64-NEXT: addi a1, a0, 4
; RV64-NEXT: sw a3, 0(a0)
; RV64-NEXT: mv a0, a1
; RV64-NEXT: mv a1, a4
; RV64-NEXT: bne a4, a2, .LBB3_2
; RV64-NEXT: .LBB3_3: # %while.end
; RV64-NEXT: li a0, 0
; RV64-NEXT: ret
entry:
%tobool.not4 = icmp ult i32 %n, 4
br i1 %tobool.not4, label %while.end, label %while.body.preheader
while.body.preheader: ; preds = %entry
%shr = lshr i32 %n, 2
br label %while.body
while.body: ; preds = %while.body.preheader, %while.body
%c.07 = phi i32 [ %dec, %while.body ], [ %shr, %while.body.preheader ]
%x.addr.06 = phi ptr [ %incdec.ptr1, %while.body ], [ %x, %while.body.preheader ]
%y.addr.05 = phi ptr [ %incdec.ptr, %while.body ], [ %y, %while.body.preheader ]
%incdec.ptr = getelementptr inbounds i32, ptr %y.addr.05, i32 1
%0 = load i32, ptr %y.addr.05, align 4
%mul = shl nsw i32 %0, 1
%incdec.ptr1 = getelementptr inbounds i32, ptr %x.addr.06, i32 1
store i32 %mul, ptr %x.addr.06, align 4
%dec = add nsw i32 %c.07, -1
%tobool.not = icmp eq i32 %dec, 0
br i1 %tobool.not, label %while.end, label %while.body
while.end: ; preds = %while.body, %entry
ret i32 0
}
|
