1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple thumbv6m-none-eabi -o - %s | FileCheck %s --check-prefix=CHECK-V6M
; RUN: llc -mtriple thumbv7m-none-eabi -o - %s | FileCheck %s --check-prefix=CHECK-V7M
; RUN: llc -mtriple thumbv8.1m.main-none-eabi -mattr=+mve,+lob -o - %s | FileCheck %s --check-prefix=CHECK-V81M
; RUN: llc -mtriple armv7a-none-eabi -o - %s | FileCheck %s --check-prefix=CHECK-V7A
define i32 @test_lshr(ptr nocapture %x, ptr nocapture readonly %y, i32 %n) {
; CHECK-V6M-LABEL: test_lshr:
; CHECK-V6M: @ %bb.0: @ %entry
; CHECK-V6M-NEXT: lsrs r2, r2, #2
; CHECK-V6M-NEXT: beq .LBB0_2
; CHECK-V6M-NEXT: .LBB0_1: @ %while.body
; CHECK-V6M-NEXT: @ =>This Inner Loop Header: Depth=1
; CHECK-V6M-NEXT: ldm r1!, {r3}
; CHECK-V6M-NEXT: lsls r3, r3, #1
; CHECK-V6M-NEXT: stm r0!, {r3}
; CHECK-V6M-NEXT: subs r2, r2, #1
; CHECK-V6M-NEXT: bne .LBB0_1
; CHECK-V6M-NEXT: .LBB0_2: @ %while.end
; CHECK-V6M-NEXT: movs r0, #0
; CHECK-V6M-NEXT: bx lr
;
; CHECK-V7M-LABEL: test_lshr:
; CHECK-V7M: @ %bb.0: @ %entry
; CHECK-V7M-NEXT: lsrs r2, r2, #2
; CHECK-V7M-NEXT: beq .LBB0_3
; CHECK-V7M-NEXT: @ %bb.1: @ %while.body.preheader
; CHECK-V7M-NEXT: subs r1, #4
; CHECK-V7M-NEXT: subs r0, #4
; CHECK-V7M-NEXT: .LBB0_2: @ %while.body
; CHECK-V7M-NEXT: @ =>This Inner Loop Header: Depth=1
; CHECK-V7M-NEXT: ldr r3, [r1, #4]!
; CHECK-V7M-NEXT: subs r2, #1
; CHECK-V7M-NEXT: lsl.w r3, r3, #1
; CHECK-V7M-NEXT: str r3, [r0, #4]!
; CHECK-V7M-NEXT: bne .LBB0_2
; CHECK-V7M-NEXT: .LBB0_3: @ %while.end
; CHECK-V7M-NEXT: movs r0, #0
; CHECK-V7M-NEXT: bx lr
;
; CHECK-V81M-LABEL: test_lshr:
; CHECK-V81M: @ %bb.0: @ %entry
; CHECK-V81M-NEXT: .save {r7, lr}
; CHECK-V81M-NEXT: push {r7, lr}
; CHECK-V81M-NEXT: lsrs r2, r2, #2
; CHECK-V81M-NEXT: wls lr, r2, .LBB0_2
; CHECK-V81M-NEXT: .LBB0_1: @ %while.body
; CHECK-V81M-NEXT: @ =>This Inner Loop Header: Depth=1
; CHECK-V81M-NEXT: ldr r2, [r1], #4
; CHECK-V81M-NEXT: lsls r2, r2, #1
; CHECK-V81M-NEXT: str r2, [r0], #4
; CHECK-V81M-NEXT: le lr, .LBB0_1
; CHECK-V81M-NEXT: .LBB0_2: @ %while.end
; CHECK-V81M-NEXT: movs r0, #0
; CHECK-V81M-NEXT: pop {r7, pc}
;
; CHECK-V7A-LABEL: test_lshr:
; CHECK-V7A: @ %bb.0: @ %entry
; CHECK-V7A-NEXT: lsrs r2, r2, #2
; CHECK-V7A-NEXT: beq .LBB0_2
; CHECK-V7A-NEXT: .LBB0_1: @ %while.body
; CHECK-V7A-NEXT: @ =>This Inner Loop Header: Depth=1
; CHECK-V7A-NEXT: ldr r3, [r1], #4
; CHECK-V7A-NEXT: subs r2, r2, #1
; CHECK-V7A-NEXT: lsl r3, r3, #1
; CHECK-V7A-NEXT: str r3, [r0], #4
; CHECK-V7A-NEXT: bne .LBB0_1
; CHECK-V7A-NEXT: .LBB0_2: @ %while.end
; CHECK-V7A-NEXT: mov r0, #0
; CHECK-V7A-NEXT: bx lr
entry:
%shr = lshr i32 %n, 2
%tobool.not4 = icmp eq i32 %shr, 0
br i1 %tobool.not4, label %while.end, label %while.body
while.body: ; preds = %entry, %while.body
%c.07 = phi i32 [ %dec, %while.body ], [ %shr, %entry ]
%x.addr.06 = phi ptr [ %incdec.ptr1, %while.body ], [ %x, %entry ]
%y.addr.05 = phi ptr [ %incdec.ptr, %while.body ], [ %y, %entry ]
%incdec.ptr = getelementptr inbounds i32, ptr %y.addr.05, i32 1
%0 = load i32, ptr %y.addr.05, align 4
%mul = shl nsw i32 %0, 1
%incdec.ptr1 = getelementptr inbounds i32, ptr %x.addr.06, i32 1
store i32 %mul, ptr %x.addr.06, align 4
%dec = add nsw i32 %c.07, -1
%tobool.not = icmp eq i32 %dec, 0
br i1 %tobool.not, label %while.end, label %while.body
while.end: ; preds = %while.body, %entry
ret i32 0
}
define i32 @test_lshr2(ptr nocapture %x, ptr nocapture readonly %y, i32 %n) {
; CHECK-V6M-LABEL: test_lshr2:
; CHECK-V6M: @ %bb.0: @ %entry
; CHECK-V6M-NEXT: lsrs r2, r2, #2
; CHECK-V6M-NEXT: beq .LBB1_2
; CHECK-V6M-NEXT: .LBB1_1: @ %while.body
; CHECK-V6M-NEXT: @ =>This Inner Loop Header: Depth=1
; CHECK-V6M-NEXT: ldm r1!, {r3}
; CHECK-V6M-NEXT: lsls r3, r3, #1
; CHECK-V6M-NEXT: stm r0!, {r3}
; CHECK-V6M-NEXT: subs r2, r2, #1
; CHECK-V6M-NEXT: bne .LBB1_1
; CHECK-V6M-NEXT: .LBB1_2: @ %while.end
; CHECK-V6M-NEXT: movs r0, #0
; CHECK-V6M-NEXT: bx lr
;
; CHECK-V7M-LABEL: test_lshr2:
; CHECK-V7M: @ %bb.0: @ %entry
; CHECK-V7M-NEXT: lsrs r2, r2, #2
; CHECK-V7M-NEXT: beq .LBB1_3
; CHECK-V7M-NEXT: @ %bb.1: @ %while.body.preheader
; CHECK-V7M-NEXT: subs r1, #4
; CHECK-V7M-NEXT: subs r0, #4
; CHECK-V7M-NEXT: .LBB1_2: @ %while.body
; CHECK-V7M-NEXT: @ =>This Inner Loop Header: Depth=1
; CHECK-V7M-NEXT: ldr r3, [r1, #4]!
; CHECK-V7M-NEXT: subs r2, #1
; CHECK-V7M-NEXT: lsl.w r3, r3, #1
; CHECK-V7M-NEXT: str r3, [r0, #4]!
; CHECK-V7M-NEXT: bne .LBB1_2
; CHECK-V7M-NEXT: .LBB1_3: @ %while.end
; CHECK-V7M-NEXT: movs r0, #0
; CHECK-V7M-NEXT: bx lr
;
; CHECK-V81M-LABEL: test_lshr2:
; CHECK-V81M: @ %bb.0: @ %entry
; CHECK-V81M-NEXT: .save {r7, lr}
; CHECK-V81M-NEXT: push {r7, lr}
; CHECK-V81M-NEXT: lsrs r2, r2, #2
; CHECK-V81M-NEXT: wls lr, r2, .LBB1_2
; CHECK-V81M-NEXT: .LBB1_1: @ %while.body
; CHECK-V81M-NEXT: @ =>This Inner Loop Header: Depth=1
; CHECK-V81M-NEXT: ldr r2, [r1], #4
; CHECK-V81M-NEXT: lsls r2, r2, #1
; CHECK-V81M-NEXT: str r2, [r0], #4
; CHECK-V81M-NEXT: le lr, .LBB1_1
; CHECK-V81M-NEXT: .LBB1_2: @ %while.end
; CHECK-V81M-NEXT: movs r0, #0
; CHECK-V81M-NEXT: pop {r7, pc}
;
; CHECK-V7A-LABEL: test_lshr2:
; CHECK-V7A: @ %bb.0: @ %entry
; CHECK-V7A-NEXT: lsrs r2, r2, #2
; CHECK-V7A-NEXT: beq .LBB1_2
; CHECK-V7A-NEXT: .LBB1_1: @ %while.body
; CHECK-V7A-NEXT: @ =>This Inner Loop Header: Depth=1
; CHECK-V7A-NEXT: ldr r3, [r1], #4
; CHECK-V7A-NEXT: subs r2, r2, #1
; CHECK-V7A-NEXT: lsl r3, r3, #1
; CHECK-V7A-NEXT: str r3, [r0], #4
; CHECK-V7A-NEXT: bne .LBB1_1
; CHECK-V7A-NEXT: .LBB1_2: @ %while.end
; CHECK-V7A-NEXT: mov r0, #0
; CHECK-V7A-NEXT: bx lr
entry:
%tobool.not4 = icmp ult i32 %n, 4
br i1 %tobool.not4, label %while.end, label %while.body.preheader
while.body.preheader: ; preds = %entry
%shr = lshr i32 %n, 2
br label %while.body
while.body: ; preds = %while.body.preheader, %while.body
%c.07 = phi i32 [ %dec, %while.body ], [ %shr, %while.body.preheader ]
%x.addr.06 = phi ptr [ %incdec.ptr1, %while.body ], [ %x, %while.body.preheader ]
%y.addr.05 = phi ptr [ %incdec.ptr, %while.body ], [ %y, %while.body.preheader ]
%incdec.ptr = getelementptr inbounds i32, ptr %y.addr.05, i32 1
%0 = load i32, ptr %y.addr.05, align 4
%mul = shl nsw i32 %0, 1
%incdec.ptr1 = getelementptr inbounds i32, ptr %x.addr.06, i32 1
store i32 %mul, ptr %x.addr.06, align 4
%dec = add nsw i32 %c.07, -1
%tobool.not = icmp eq i32 %dec, 0
br i1 %tobool.not, label %while.end, label %while.body
while.end: ; preds = %while.body, %entry
ret i32 0
}
|
