1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
|
// RUN: %clang_cc1 -triple riscv32 -O1 -emit-llvm %s -o - \
// RUN: | FileCheck %s -check-prefix=RV32I
// RUN: %clang_cc1 -triple riscv32 -target-feature +a -O1 -emit-llvm %s -o - \
// RUN: | FileCheck %s -check-prefix=RV32IA
// RUN: %clang_cc1 -triple riscv64 -O1 -emit-llvm %s -o - \
// RUN: | FileCheck %s -check-prefix=RV64I
// RUN: %clang_cc1 -triple riscv64 -target-feature +a -O1 -emit-llvm %s -o - \
// RUN: | FileCheck %s -check-prefix=RV64IA
// This test demonstrates that MaxAtomicInlineWidth is set appropriately when
// the atomics instruction set extension is enabled.
#include <stdatomic.h>
#include <stdint.h>
void test_i8_atomics(_Atomic(int8_t) * a, int8_t b) {
// RV32I: call zeroext i8 @__atomic_load_1
// RV32I: call void @__atomic_store_1
// RV32I: call zeroext i8 @__atomic_fetch_add_1
// RV32IA: load atomic i8, ptr %a seq_cst, align 1
// RV32IA: store atomic i8 %b, ptr %a seq_cst, align 1
// RV32IA: atomicrmw add ptr %a, i8 %b seq_cst, align 1
// RV64I: call zeroext i8 @__atomic_load_1
// RV64I: call void @__atomic_store_1
// RV64I: call zeroext i8 @__atomic_fetch_add_1
// RV64IA: load atomic i8, ptr %a seq_cst, align 1
// RV64IA: store atomic i8 %b, ptr %a seq_cst, align 1
// RV64IA: atomicrmw add ptr %a, i8 %b seq_cst, align 1
__c11_atomic_load(a, memory_order_seq_cst);
__c11_atomic_store(a, b, memory_order_seq_cst);
__c11_atomic_fetch_add(a, b, memory_order_seq_cst);
}
void test_i32_atomics(_Atomic(int32_t) * a, int32_t b) {
// RV32I: call i32 @__atomic_load_4
// RV32I: call void @__atomic_store_4
// RV32I: call i32 @__atomic_fetch_add_4
// RV32IA: load atomic i32, ptr %a seq_cst, align 4
// RV32IA: store atomic i32 %b, ptr %a seq_cst, align 4
// RV32IA: atomicrmw add ptr %a, i32 %b seq_cst, align 4
// RV64I: call signext i32 @__atomic_load_4
// RV64I: call void @__atomic_store_4
// RV64I: call signext i32 @__atomic_fetch_add_4
// RV64IA: load atomic i32, ptr %a seq_cst, align 4
// RV64IA: store atomic i32 %b, ptr %a seq_cst, align 4
// RV64IA: atomicrmw add ptr %a, i32 %b seq_cst, align 4
__c11_atomic_load(a, memory_order_seq_cst);
__c11_atomic_store(a, b, memory_order_seq_cst);
__c11_atomic_fetch_add(a, b, memory_order_seq_cst);
}
void test_i64_atomics(_Atomic(int64_t) * a, int64_t b) {
// RV32I: call i64 @__atomic_load_8
// RV32I: call void @__atomic_store_8
// RV32I: call i64 @__atomic_fetch_add_8
// RV32IA: call i64 @__atomic_load_8
// RV32IA: call void @__atomic_store_8
// RV32IA: call i64 @__atomic_fetch_add_8
// RV64I: call i64 @__atomic_load_8
// RV64I: call void @__atomic_store_8
// RV64I: call i64 @__atomic_fetch_add_8
// RV64IA: load atomic i64, ptr %a seq_cst, align 8
// RV64IA: store atomic i64 %b, ptr %a seq_cst, align 8
// RV64IA: atomicrmw add ptr %a, i64 %b seq_cst, align 8
__c11_atomic_load(a, memory_order_seq_cst);
__c11_atomic_store(a, b, memory_order_seq_cst);
__c11_atomic_fetch_add(a, b, memory_order_seq_cst);
}
|
