; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 5 ; RUN: opt -passes="default" -enable-merge-functions -S < %s | FileCheck %s target datalayout = "e-m:o-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128" target triple = "x86_64-apple-macosx12.0.0" @switch.table.f = private unnamed_addr constant [8 x i32] [i32 1, i32 0, i32 1, i32 0, i32 1, i32 0, i32 1, i32 1], align 4 @switch.table.g = private unnamed_addr constant [8 x i32] [i32 1, i32 0, i32 1, i32 0, i32 1, i32 0, i32 1, i32 1], align 4 define range(i32 0, 2) i32 @f(i32 noundef %x) local_unnamed_addr { ; CHECK-LABEL: define range(i32 0, 2) i32 @f( ; CHECK-SAME: i32 noundef [[X:%.*]]) local_unnamed_addr #[[ATTR0:[0-9]+]] { ; CHECK-NEXT: [[ENTRY:.*]]: ; CHECK-NEXT: [[TMP0:%.*]] = icmp ult i32 [[X]], 8 ; CHECK-NEXT: br i1 [[TMP0]], label %[[SWITCH_LOOKUP:.*]], label %[[SW_EPILOG:.*]] ; CHECK: [[SWITCH_LOOKUP]]: ; CHECK-NEXT: [[TMP1:%.*]] = zext nneg i32 [[X]] to i64 ; CHECK-NEXT: [[SWITCH_GEP:%.*]] = getelementptr inbounds nuw i32, ptr @switch.table.g, i64 [[TMP1]] ; CHECK-NEXT: [[SWITCH_LOAD:%.*]] = load i32, ptr [[SWITCH_GEP]], align 4 ; CHECK-NEXT: br label %[[SW_EPILOG]] ; CHECK: [[SW_EPILOG]]: ; CHECK-NEXT: [[X_ADDR_0:%.*]] = phi i32 [ [[SWITCH_LOAD]], %[[SWITCH_LOOKUP]] ], [ 0, %[[ENTRY]] ] ; CHECK-NEXT: ret i32 [[X_ADDR_0]] ; entry: %0 = icmp ult i32 %x, 8 br i1 %0, label %switch.lookup, label %sw.epilog switch.lookup: ; preds = %entry %1 = zext nneg i32 %x to i64 %switch.gep = getelementptr inbounds [8 x i32], ptr @switch.table.f, i64 0, i64 %1 %switch.load = load i32, ptr %switch.gep, align 4 br label %sw.epilog sw.epilog: ; preds = %entry, %switch.lookup %x.addr.0 = phi i32 [ %switch.load, %switch.lookup ], [ 0, %entry ] ret i32 %x.addr.0 } define range(i32 0, 2) i32 @g(i32 noundef %x) local_unnamed_addr { ; CHECK-LABEL: define range(i32 0, 2) i32 @g( ; CHECK-SAME: i32 noundef [[TMP0:%.*]]) local_unnamed_addr #[[ATTR0]] { ; CHECK-NEXT: [[TMP2:%.*]] = tail call range(i32 0, 2) i32 @f(i32 noundef [[TMP0]]) #[[ATTR0]] ; CHECK-NEXT: ret i32 [[TMP2]] ; entry: %0 = icmp ult i32 %x, 8 br i1 %0, label %switch.lookup, label %sw.epilog switch.lookup: ; preds = %entry %1 = zext nneg i32 %x to i64 %switch.gep = getelementptr inbounds [8 x i32], ptr @switch.table.g, i64 0, i64 %1 %switch.load = load i32, ptr %switch.gep, align 4 br label %sw.epilog sw.epilog: ; preds = %entry, %switch.lookup %x.addr.0 = phi i32 [ %switch.load, %switch.lookup ], [ 0, %entry ] ret i32 %x.addr.0 }