From 8a11e14ef3568455b0e61467a8d578bbb760d3bb Mon Sep 17 00:00:00 2001 From: Simon Atanasyan Date: Wed, 30 Jan 2019 22:45:12 +0000 Subject: [docs][mips] 8.0 Release notes MIPS specific part of LLVM 8.0 Release notes. Differential Revision: http://reviews.llvm.org/D57457 llvm-svn: 352682 --- llvm/docs/ReleaseNotes.rst | 19 ++++++++++++++++++- 1 file changed, 18 insertions(+), 1 deletion(-) diff --git a/llvm/docs/ReleaseNotes.rst b/llvm/docs/ReleaseNotes.rst index cb80459..82e4d56 100644 --- a/llvm/docs/ReleaseNotes.rst +++ b/llvm/docs/ReleaseNotes.rst @@ -52,6 +52,8 @@ Non-comprehensive list of changes in this release from a dll are accessed via a stub, to allow the linker to convert it to a dllimport if needed. +* Added support for labels as offsets in ``.reloc`` directive. + .. NOTE If you would like to document a larger change, then you can add a subsection about it right here. You can copy the following boilerplate @@ -82,8 +84,23 @@ Changes to the ARM Backend Changes to the MIPS Target -------------------------- - During this release ... +* Improved support of GlobalISel instruction selection framework. + +* Implemented emission of ``R_MIPS_JALR`` and ``R_MICROMIPS_JALR`` + relocations. These relocations provide hints to a linker for optimization + of jumps to protected symbols. + +* ORC JIT has been supported for MIPS and MIPS64 architectures. + +* Assembler now suggests alternative MIPS instruction mnemonics when + an invalid one is specified. + +* Improved support for MIPS N32 ABI. + +* Added new instructions (``pll.ps``, ``plu.ps``, ``cvt.s.pu``, + ``cvt.s.pl``, ``cvt.ps``, ``sigrie``). +* Numerous bug fixes and code cleanups. Changes to the PowerPC Target ----------------------------- -- cgit v1.1