aboutsummaryrefslogtreecommitdiff
path: root/mlir/test/IR/invalid-ops.mlir
AgeCommit message (Expand)AuthorFilesLines
2023-06-01[mlir][arith] Disallow zero ranked tensors for select's conditionManas1-2/+2
2022-04-20[mlir][NFC] Update textual references of `func` to `func.func` in IR/Interfac...River Riddle1-13/+13
2022-03-28[mlir] Fix leak in case of failed parseJacques Pienaar1-0/+7
2022-03-16[mlir] Move the Builtin FuncOp to the Func dialectRiver Riddle1-1/+1
2022-03-01[mlir] Rename the Standard dialect to the Func dialectRiver Riddle1-3/+3
2022-02-02[mlir] Move SelectOp from Standard to ArithmeticRiver Riddle1-5/+5
2022-02-02[mlir] Split std.splat into tensor.splat and vector.splatRiver Riddle1-17/+1
2022-01-26[mlir] Move std.generic_atomic_rmw to the memref dialectRiver Riddle1-60/+0
2022-01-18[mlir] Drop the leading space when printing regionsMogball1-1/+1
2021-12-30[mlir] Allow IntegerAttr to parse zero width integers.Stella Laurenzo1-8/+0
2021-12-30[MLIR] Move AtomicRMW into MemRef dialect and enum into ArithWilliam S. Moses1-24/+0
2021-12-14[mlir] Split std.rank into tensor.rank and memref.rank.Alexander Belyaev1-8/+0
2021-11-28[mlir] NFC - Move invalid.mlir tests to the proper dialectsNicolas Vasilache1-342/+0
2021-11-21[mlir] Move trait to InferTypeOpInterfaceJacques Pienaar1-1/+5
2021-10-19[mlir][RFC] Refactor layout representation in MemRefTypeVladislav Vinogradov1-1/+2
2021-10-13[MLIR] Replace std ops with arith dialect opsMogball1-522/+14
2021-09-24[mlir:MemRef] Move DmaStartOp/DmaWaitOp to ODSRiver Riddle1-147/+0
2021-09-20[mlir][MemRef] Compute unused dimensions of a rank-reducing subviews using st...MaheshRavishankar1-21/+1
2021-08-31Add a new interface allowing to set a default dialect to be used for printing...Mehdi Amini1-1/+1
2021-08-31Change ASM Op printer to print the operation name in the framework instead of...Mehdi Amini1-1/+1
2021-07-28[mlir] Set the namespace of the BuiltinDialect to 'builtin'River Riddle1-1/+1
2021-07-01[mlir][tensor] Add tensor.dim operationMatthias Springer1-1/+1
2021-06-22[mlir][NFC] Move SubTensorOp and SubTensorInsertOp to TensorDialectMatthias Springer1-4/+4
2021-06-21Revert "[mlir][NFC] Move SubTensorOp and SubTensorInsertOp to TensorDialect"Mehdi Amini1-4/+4
2021-06-22[mlir][NFC] Move SubTensorOp and SubTensorInsertOp to TensorDialectMatthias Springer1-4/+4
2021-05-14Allow same memory space for SRC and DST of dma_start operationsIan Bearman1-9/+0
2021-04-08[mlir] add support for index type in vectors.Tobias Gysi1-1/+1
2021-03-15[MLIR] Create memref dialect and move dialect-specific ops from std.Julian Gross1-82/+83
2021-03-15[MLIR] Allow compatible shapes in `Elementwise` operationsFrederik Gossen1-6/+6
2021-02-18Revert "[MLIR] Create memref dialect and move several dialect-specific ops fr...Alexander Belyaev1-46/+46
2021-02-18[MLIR] Create memref dialect and move several dialect-specific ops from std.Julian Gross1-46/+46
2021-02-11s[mlir] Tighten computation of inferred SubView result type.Nicolas Vasilache1-2/+11
2021-01-28[mlir] Fix subview verifier.Nicolas Vasilache1-0/+10
2021-01-27[mlir] Extend semantic of OffsetSizeAndStrideOpInterface.Nicolas Vasilache1-2/+32
2021-01-21[mlir] Remove complex ops from Standard dialect.Alexander Belyaev1-44/+0
2021-01-19[mlir][splitting std] move 2 more ops to `tensor`Sean Silva1-18/+0
2021-01-14[mlir][OpFormatGen] Format enum attribute cases as keywords when possibleRiver Riddle1-18/+18
2021-01-10[IR Parser] Fix a crash handling zero width integer attributes.Chris Lattner1-0/+8
2021-01-08Update the maximum integer bitwidth in MLIR.Andrew Lenharth1-2/+2
2020-12-11Revert "Revert "[mlir] Start splitting the `tensor` dialect out of `std`.""Sean Silva1-55/+0
2020-12-11Revert "[mlir] Start splitting the `tensor` dialect out of `std`."Sean Silva1-0/+55
2020-12-11[mlir] Start splitting the `tensor` dialect out of `std`.Sean Silva1-55/+0
2020-11-24[mlir] Remove SameOperandsAndResultShape when redundant with ElementwiseMappableSean Silva1-2/+2
2020-11-24[mlir] NFC - Expose an OffsetSizeAndStrideOpInterfaceNicolas Vasilache1-2/+2
2020-11-11[mlir] Use assemblyFormat in AllocLikeOp.Christian Sigg1-2/+4
2020-11-10[mlir] Add ElementwiseMappable trait and apply it to std elementwise ops.Sean Silva1-4/+4
2020-10-08[mlir] Added strides check to rank reducing subview verificationJakub Lichman1-4/+34
2020-10-02[mlir] Add a subtensor operationNicolas Vasilache1-0/+20
2020-09-30[mlir] Added support for rank reducing subviewsJakub Lichman1-0/+10
2020-09-10[MLIR][Standard] Simplify `tensor_from_elements`Frederik Gossen1-2/+2
generated by cgit v1.1 at 2024-08-01 10:30:55 +0000