aboutsummaryrefslogtreecommitdiff
path: root/mlir/test/Dialect/LLVMIR
AgeCommit message (Expand)AuthorFilesLines
2020-10-04Implement callee/caller type checking for llvm.callMehdi Amini1-0/+69
2020-09-04[mlir] introduce type constraints for operands of LLVM dialect operationsAlex Zinenko1-2/+2
2020-09-01[mlir][ODS] Use c++ types for integer attributes of fixed width when possible.River Riddle1-7/+0
2020-08-27[mlir] NFC: fix trivial typo under test and toolsKazuaki Ishizaki1-1/+1
2020-08-17[mlir] do not use llvm.cmpxchg with floatsAlex Zinenko2-5/+5
2020-08-17[mlir] Move data layout from LLVMDialect to module Op attributesAlex Zinenko1-0/+7
2020-08-11[mlir] Add verification to LLVM dialect typesAlex Zinenko1-0/+62
2020-08-05[mlir] Remove LLVMTypeTestDialectAlex Zinenko1-18/+18
2020-08-04[mlir] switch the modeling of LLVM types to use the new mechanismAlex Zinenko7-483/+473
2020-08-03[mlir] First-party modeling of LLVM typesAlex Zinenko2-0/+279
2020-06-29[mlir] LLVM dialect: use addressof instead of constant to create function poi...Alex Zinenko3-7/+23
2020-06-29[mlir] Modernize LLVM dialect rountrip testAlex Zinenko1-101/+105
2020-06-26[mlir] support returning unranked memrefsAlex Zinenko1-3/+16
2020-06-23[MLIR][LLVMDialect] Added bitreverse and ctpop intrinsicsGeorge Mitenkov1-0/+6
2020-06-19[mlir] Add support for alignment annotations to the LLVM dialect to LLVM tran...Stephan Herhut1-0/+7
2020-06-05[mlir] Add verify method to adaptorJacques Pienaar1-2/+2
2020-05-25Added pow intrinsic to LLVMIR dialectGeorge Mitenkov1-0/+3
2020-05-21[mlir][rocdl] Exposing buffer load/store intrinsicjerryyin1-0/+23
2020-05-12[mlir][StandardToLLVM] Add SinOp to LLVM dialect and lowering of std.sin to t...MaheshRavishankar1-0/+3
2020-05-11[mlir][rocdl] Add xdlops intrinsics to rocdl dialectrtayl1-0/+110
2020-05-04[mlir][rocdl] add rocdl.barier op.Wen-Heng (Jack) Chung1-0/+6
2020-04-15[mlir] LLVM dialect: support globals without linkage keyword, assuming 'exter...Alex Zinenko1-0/+6
2020-04-05[mlir][ODS] Add support for variadic regions.River Riddle2-5/+5
2020-03-30Add a flag on the context to protect against creation of operations in unregi...Mehdi Amini1-1/+1
2020-03-19[mlir] Added llvm.resume and personality functions in LLVM IR DialectShraiysh Vaishay2-7/+38
2020-03-17[MLIR] Added llvm.fenceSagar Jain2-0/+18
2020-03-17[mlir] LLVM dialect: move ensureDistinctSuccessors out of std->LLVM conversionAlex Zinenko1-0/+31
2020-03-04[mlir][ods] Improve integer signedness modellingLei Zhang1-2/+2
2020-03-02[MLIR] Added llvm.freezeSagar Jain1-0/+11
2020-02-18[MLIR] change NVVM.mma.sync to the most useful variant.Tim Shen2-6/+6
2020-01-30[mlir][NFC] Use declarative format for several operations in LLVM and Linalg ...River Riddle2-5/+5
2020-01-30[mlir] Update various operations to declaratively specify their assembly format.River Riddle1-4/+4
2020-01-30[MLIR] Added llvm.invoke and llvm.landingpadShraiysh Vaishay2-0/+102
2020-01-21[MLIR] LLVM Dialect: add llvm.cmpxchg and improve llvm.atomicrmw custom parserFrank Laub2-11/+86
2020-01-20Fix printer for llvm.addressof symbol name that need escapingMehdi Amini1-4/+4
2020-01-17[MLIR] LLVM dialect: modernize and cleanupsFrank Laub1-3/+3
2020-01-17[MLIR] LLVM dialect: Add llvm.atomicrmwFrank Laub2-0/+54
2020-01-17[Flang][mlir] add a band-aid to support the creation of mutually recursive ty...Eric Schweitz1-0/+12
2019-12-12Automated rollback of commit f68ac464d818629e0fe10c23b44ac782d64a12d2Christian Sigg2-11/+11
2019-12-12Switch from shfl.bfly to shfl.down.Christian Sigg2-11/+11
2019-12-06LLVM::AddressOfOp: properly take into account the address spaceAlex Zinenko1-0/+16
2019-12-03Add linkage support to LLVMFuncOpAlex Zinenko1-0/+35
2019-12-02Introduce Linkage attribute to the LLVM dialectAlex Zinenko1-24/+46
2019-11-25Allow LLVM::ExtractElementOp to have non-i32 indices.MLIR Team2-4/+4
2019-11-21Don't force newline before function attributesAlex Zinenko1-4/+4
2019-11-06Add support for the LLVM FNeg instructionEric Schweitz1-0/+3
2019-11-05[llvm] Allow GlobalOp to take a region for complex initializersJames Molloy1-0/+33
2019-11-04[NVVM] Add mma.sync operation.MLIR Team2-0/+105
2019-11-01[mlir][llvm] Add missing cast opsJames Molloy1-1/+11
2019-10-24Convert the Canonicalize and CSE passes to generic Operation Passes.River Riddle1-1/+1
generated by cgit v1.1 at 2024-09-08 08:33:55 +0000