aboutsummaryrefslogtreecommitdiff
path: root/llvm
AgeCommit message (Expand)AuthorFilesLines
2024-07-29[msan] Precommit tests for Arm NEON VST with lanes (#100645)Thurston Dang1-0/+1977
2024-07-29[Memprof] Adds instrumentation support for memprof with histograms. (#100834)Matthew Weingarten2-9/+74
2024-07-29[SandboxIR] Implement GetElementPtrInst (#101078)vporpo4-20/+329
2024-07-29[ctx_prof] Extend `WorkloadImportsManager` to use the contextual profile (#98...Mircea Trofin2-12/+149
2024-07-29[SPIRV] Don't specialize MachineModuleInfo to access the LLVMContext. NFC (#1...Justin Bogner1-28/+27
2024-07-29Revert "[DXIL][Analysis] Make alignment on StructuredBuffer optional" (#101088)Justin Bogner3-25/+9
2024-07-29[DXIL][Analysis] Make alignment on StructuredBuffer optionalJustin Bogner3-9/+25
2024-07-29[DXIL][Analysis] Use setters for dxil::ResourceInfo initialization. NFCJustin Bogner2-59/+66
2024-07-29[NVPTX] Fix DwarfFrameBase construction (#101000)Nikita Popov1-1/+4
2024-07-29[SandboxIR] Implement CallBrInst (#100823)vporpo7-5/+406
2024-07-29[lld][LTO] Teach LTO to print pipeline passes (#101018)macurtis-amd5-8/+27
2024-07-29[Darwin] Fix availability of exp10 for BridgeOS, DriverKit. (#100894)Florian Hahn3-14/+19
2024-07-29[SandboxIR][NFC] Fixes for LoadInst::create functions (#100955)Julius Alexandre3-12/+53
2024-07-29[MC] Move some bool members to MCFragment. NFCFangrui Song2-7/+9
2024-07-29[InstCombine][asan] Don't speculate loads before `select ptr` (#100773)Vitaly Buka8-32/+79
2024-07-29[NFC][InstCombine][SROA][Asan] Precommit tests affected by #100773 (#100844)Vitaly Buka8-1/+252
2024-07-29[RISCV][CostModel] Add coverage for non-power-of-2 vector sizesPhilip Reames1-0/+63
2024-07-29[NFC][Load] Make `ScanFrom` required parameters (#100789)Vitaly Buka1-4/+2
2024-07-29[NFC][Load] Find better place for `mustSuppressSpeculation` (#100794)Vitaly Buka4-18/+20
2024-07-29[SLP]Remove ExtraArgs from reductions.Alexey Bataev6-151/+79
2024-07-29[DAG] Add SDPatternMatch::m_VSelect (#100758)Michael Maitland2-0/+15
2024-07-29[DirectX] Update "dx.TypedBuffer" docs to include a "signed" bit (#100695)Justin Bogner1-9/+16
2024-07-30[TLI] Add support for inferring attr `cold` on `exit`/`abort`Noah Goldstein8-8/+73
2024-07-30[InstCombine][InferFunctionAttrs] Add tests for inferring `cold` on exit/abor...Noah Goldstein2-0/+44
2024-07-29[RISCV][TTI] Split costing of [u/s]int_to_fp from fp_to_[u/s]int [nfc] (#101029)Philip Reames1-17/+20
2024-07-29[AsmPrinter] Don't EmitToStreamer instructions lowered by tblgenned code (#10...Sergei Barannikov14-38/+43
2024-07-29[Transforms] Speed up SSAUpdater::FindExistingPHI (#100281)William Junda Huang1-7/+18
2024-07-29[RISCV] Remove registers from ins of Priv instructions. (#100857)Craig Topper1-4/+3
2024-07-29[RISCV] Add isel special case for (and (srl X, c2), c1) -> (slli_uw (srli x, ...Craig Topper2-4/+14
2024-07-29[PowerPC] Add phony subregisters to cover the high half of the VSX registers....Stefan Pintilie32-672/+61
2024-07-29[ARM] Regenerate vselect_imax.llSimon Pilgrim1-37/+78
2024-07-29[CostModel][X86] Add missing AVX512 vector mul overflow intrinsic costsSimon Pilgrim2-8/+12
2024-07-29[RISCV] Remove vfmv.s.f and vfmv.f.s lmul pseudo variants (#100970)Luke Lau18-97/+89
2024-07-29[DAG][NFC] Use SDPatternMatch for VScale in some instancesMichael Maitland1-6/+4
2024-07-29[DAG] Add SDPatternMatch for VScale nodesMichael Maitland2-0/+7
2024-07-29[SCCP] Add context to SimplifyQuery (#100831)Thomas Hashem2-1/+22
2024-07-29[InstCombine] Reduce range of ctpop for non zero argument (#100899)Andreas Jonson5-16/+46
2024-07-29[LowerMemIntrinsics][NFC] Use Align in TTI::getMemcpyLoopLoweringType (#100984)Fabian Ritter6-35/+34
2024-07-29Revert "[AArch64] Remove special-case inserted shuffle cost."David Spickett3-89/+84
2024-07-29Revert "[AArch64] Remove special-case inserted shuffle cost."David Spickett3-84/+89
2024-07-29Revert "[SimplifyCFG] Skip threading if the target may have divergent branche...Jan Patrick Lehr3-98/+12
2024-07-29[DWARF] Emit line 0 source locations for BB padding nops (#99496)Nabeel Omer7-6/+92
2024-07-29[AMDGPU] Use a generic printer for NamedIntOperands. (#100399)Ivan Kosarev4-123/+34
2024-07-29AMDGPU: Add some baseline cost model tests (#100797)Matt Arsenault25-414/+4982
2024-07-29[SelectionDAG] Use unaligned store to legalize `EXTRACT_VECTOR_ELT` type when...Manish Kausik H2-0/+23
2024-07-28[MC] Remove MCEncodedFragmentWithContentsFangrui Song1-21/+7
2024-07-28[MC] Remove unused MCCompactEncodedInstFragmentFangrui Song4-49/+1
2024-07-28[llvm] Initialize SmallVector with ranges (NFC) (#100948)Kazu Hirata7-24/+9
2024-07-28[RISCV] Add more srli+slli.uw tests cases for #100936. NFCCraig Topper1-0/+45
2024-07-29[RISCV][CFI] Emit cfi_offset for every callee-saved vector registers (#100455)Brandon Wu2-10/+29
generated by cgit v1.1 at 2024-10-10 08:35:10 +0000