aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/Thumb2
AgeCommit message (Expand)AuthorFilesLines
2024-01-16[ARM] Fix phi operand order issue in MVEGatherScatterLowering (#78208)David Green1-3/+3
2024-01-15[ARM] Extra test for MVE gather optimization with commuted phi operands. NFCDavid Green1-0/+59
2023-12-20[ARM] Check all terms in emitPopInst when clearing Restored for LR. (#75527)Florian Hahn1-4/+10
2023-12-07[SCEVExpander] Attempt to reinfer flags dropped due to CSE (#72431)Philip Reames1-7/+5
2023-12-05[Tests] Add disjoint flag to some tests (NFC)Nikita Popov6-42/+42
2023-11-24[Thumb] Add test case where the machine-outliner clobbers LR.Florian Hahn1-0/+113
2023-11-15[DAG] foldABSToABD - add support for abs(sub(sign_extend_inreg(),sign_extend_...Simon Pilgrim1-2/+1
2023-10-24BlockFrequencyInfoImpl: Avoid big numbers, increase precision for small spreadsMatthias Braun8-296/+303
2023-10-18[ARM] Lower i1 concat via MVETRUNCDavid Green6-708/+434
2023-10-18[ARM] Correct v2i1 concat extract types.David Green1-0/+219
2023-10-09Revert "[CodeGen] Really renumber slot indexes before register allocation (#6...Jay Foad90-8260/+8538
2023-10-09[CodeGen] Really renumber slot indexes before register allocation (#67038)Jay Foad90-8538/+8260
2023-10-02Revert "InlineSpiller: Consider if all subranges are the same when avoiding r...JP Lehr2-41/+58
2023-10-01InlineSpiller: Consider if all subranges are the same when avoiding redundant...Matt Arsenault2-58/+41
2023-10-01RegAllocGreedy: Fix detection of lanes read by a bundleMatt Arsenault1-13/+15
2023-09-26[MachineLICM] Handle SubloopsJingu Kang1-71/+75
2023-09-25[ARM][LSR] Exclude uses outside the loop when favoring postinc. (#67090)David Green1-14/+9
2023-09-22[ARM] Add some extra testing for MVE postinc loops. NFCDavid Green1-0/+142
2023-09-19[CodeGen] Renumber slot indexes before register allocation (#66334)Jay Foad4-974/+769
2023-09-18[TwoAddressInstruction] Update LiveIntervals after INSERT_SUBREG with undef r...Jay Foad3-499/+1011
2023-09-15[RA] Split a virtual register in cold blocks if it is not assigned preferred ...Guozhi Wei1-2/+4
2023-09-15Revert "[MachineLICM] Handle Subloops"Benjamin Kramer1-75/+71
2023-09-14[MachineLICM] Handle SubloopsJingu Kang1-71/+75
2023-09-13[DAG] FoldSetCC - add missing icmp(X,undef) -> isTrueWhenEqual case (REAPPLIED)Simon Pilgrim1-8/+7
2023-09-13Revert rG6c56cf71ee82ec3a28e0dfc2b751bd10c16929da "[DAG] FoldSetCC - add miss...Simon Pilgrim1-7/+8
2023-09-13[DAG] FoldSetCC - add missing icmp(X,undef) -> isTrueWhenEqual caseSimon Pilgrim1-8/+7
2023-09-04[ARM] Fix prologue/epilogue for pacbti-m leaf functionsJohn Brawn1-0/+46
2023-08-29[CGP] Remove dead PHI nodes before elimination of mostly empty blocksSerguei Katkov1-1/+1
2023-08-22[ValueTracking] Strengthen analysis in `computeKnownBits` of phiNoah Goldstein1-111/+129
2023-08-22[SCEVExpander] Fix incorrect reuse of more poisonous instructions (PR63763)Nikita Popov1-4/+6
2023-08-07[MachineScheduler] Track physical register dependencies per-regunitJay Foad2-2/+2
2023-07-31Retain all jump table range checks when using BTI.Simon Tatham1-0/+129
2023-07-29Revert "[MachineScheduler] Track physical register dependencies per-regunit"Jay Foad2-2/+2
2023-07-29[MachineScheduler] Track physical register dependencies per-regunitJay Foad2-2/+2
2023-07-20Revert "[MachineLICM] Handle Subloops"Jingu Kang1-70/+66
2023-07-20[MachineLICM] Handle SubloopsJingu Kang1-66/+70
2023-07-19[ARM] Restructure MOVi32imm expansion to not do pointless instructionsJohn Brawn1-6/+2
2023-07-19Revert "[MachineLICM] Handle Subloops"Jingu Kang1-75/+71
2023-07-18[ARM] Replace TransferImpOps with copyImplicitOpsJohn Brawn1-0/+32
2023-07-14[ARM] Adjust strd/ldrd codegen alignment requirementsMaurice Heumann11-243/+241
2023-07-12Revert "[ARM] Restructure MOVi32imm expansion to not do pointless instructions"Caslyn Tonelli1-2/+6
2023-07-12[MachineLICM] Handle SubloopsJingu Kang1-71/+75
2023-07-12[llvm] Remove explicit -opaque-pointers flag from tests (NFC)Nikita Popov18-18/+13
2023-07-12[ARM] Restructure MOVi32imm expansion to not do pointless instructionsJohn Brawn1-6/+2
2023-07-12[SCEVExpander] Fix GEP IV inc reuse logic for opaque pointersNikita Popov4-32/+37
2023-07-11[ARM] in LowerConstantFP, make sure we cover armv6-m execute-onlyTies Stuij1-30/+0
2023-07-09[CGP] Enable CodeGenPrepares phi type convertion.David Green1-107/+89
2023-07-07[CodeGen]Allow targets to use target specific COPY instructions for live rang...Yashwant Singh1-7/+8
2023-07-03Revert "[ARM] Adjust strd/ldrd codegen alignment requirements"David Spickett11-241/+243
2023-07-02[ARM] Adjust strd/ldrd codegen alignment requirementsMaurice Heumann11-243/+241
generated by cgit v1.1 at 2024-09-07 08:53:21 +0000