aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/RISCV/hoist-global-addr-base.ll
AgeCommit message (Expand)AuthorFilesLines
2023-10-06[RISCV] Strip W suffix from ADDIW (#68425)Philip Reames1-30/+14
2023-07-24[RISCV] Remove unused check prefixes for tests. NFCJim Lin1-10/+4
2023-05-03[ShrinkWrap] Use underlying object to rule out stack access.Florian Hahn1-8/+4
2023-03-21[RISCV] Use LBU for extloadi8.Craig Topper1-2/+2
2022-12-19[RISCV] Convert some tests to opaque pointers (NFC)Nikita Popov1-44/+44
2022-08-01[RISCV] Simplify test case from D130931. NFCCraig Topper1-15/+17
2022-08-01[RISCV] Teach RISCVMergeBaseOffset to merge %lo/%pcrel_lo into load/store aft...Craig Topper1-12/+32
2022-08-01[RISCV] Pre-commit tests for D130931. NFCCraig Topper1-0/+50
2022-06-28[RISCV] Teach RISCVMergeBaseOffset to handle read-modify-write of a global.Craig Topper1-0/+71
2022-06-13Recommit "[RISCV] Teach RISCVMergeBaseOffset about cases where we use SHXADD ...Craig Topper1-2/+29
2022-06-13Revert "[RISCV] Teach RISCVMergeBaseOffset about cases where we use SHXADD to...Mitch Phillips1-29/+2
2022-06-09[RISCV] Teach RISCVMergeBaseOffset about cases where we use SHXADD to add som...Craig Topper1-2/+29
2022-06-08[RISCV] Support (addi (addi globaladdr, C1), C2) in RISCVMergeBaseOffset.Craig Topper1-0/+18
2022-06-08[RISCV] Support LUI+ADDIW in RISCVMergeBaseOffsetOpt::matchLargeOffset.Craig Topper1-42/+15
2022-05-31[RISCV] Fix a few corner case bugs in RISCVMergeBaseOffsetOpt::matchLargeOffsetCraig Topper1-9/+18
2022-05-31[RISCV] Pre-commit tests for D126635. NFCCraig Topper1-6/+45
2022-05-27[RISCV] Return false from isOffsetFoldingLegal instead of reversing the fold ...Craig Topper1-5/+5
2021-11-22[RISCV] Generate pseudo instruction liwangpc1-8/+8
2021-10-04[RISCV] Add riscv64 command line to hoist-global-addr-base.ll. NFCCraig Topper1-26/+61
2021-03-15[RISCV] Add isel-patterns to optimize (a < 1) into blez (a <= 0)Philipp Tomsich1-2/+1
2020-12-09[RISCV][NFC] Regenerate RISCV CodeGen testsMichael Munday1-3/+3
2019-09-17[RISCV] Switch to the Machine SchedulerLuis Marques1-2/+2
2019-09-17Revert Patch from PhabricatorLuis Marques1-2/+2
2019-09-17Patch from PhabricatorLuis Marques1-2/+2
2019-05-23[RISCV][NFC] Add nounwind attribute to functions missing it in test/CodeGen/R...Alex Bradbury1-9/+8
2018-06-27[RISCV] Add machine function pass to merge base + offsetSameer AbuAsal1-37/+38
2018-05-29[RISCV] Add peepholes for Global Address lowering patternsSameer AbuAsal1-16/+73
2018-05-17[RISCV] Separate base from offset in lowerGlobalAddressSameer AbuAsal1-0/+111
generated by cgit v1.1 at 2024-07-08 13:33:03 +0000