aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/AMDGPU/wqm.ll
AgeCommit message (Expand)AuthorFilesLines
2024-02-09[AMDGPU] Don't fix the scavenge slot at offset 0 (#79136)Diana Picus1-4/+4
2024-01-16[AMDGPU,test] Change llc -march= to -mtriple= (#75982)Fangrui Song1-2/+2
2023-11-06[AMDGPU] Select v_lshl_add_u32 instead of v_mul_lo_u32 by constant (#71035)sstipanovic1-2/+2
2023-10-09Revert "[CodeGen] Really renumber slot indexes before register allocation (#6...Jay Foad1-31/+31
2023-10-09[CodeGen] Really renumber slot indexes before register allocation (#67038)Jay Foad1-31/+31
2023-07-04[AMDGPU] Do not wait for vscnt on function entry and returnJay Foad1-21/+0
2023-06-05[AMDGPU] Use resource base for buffer instruction MachineMemOperandsKrzysztof Drewniak1-17/+13
2023-06-05[AMDGPU] Add buffer intrinsics that take resources as pointersKrzysztof Drewniak1-223/+385
2023-04-19[AMDGPU] Remove unused check lines from testsJay Foad1-74/+0
2023-04-14[AMDGPU] Less aggressively break large PHIspvanhout1-24/+24
2023-03-28[AMDGPU] Break-up large PHIs for DAGISelpvanhout1-24/+24
2022-12-01AMDGPU: Convert some assorted tests to opaque pointersMatt Arsenault1-21/+20
2022-11-04[AMDGPU] Create new instructions in SIInstrInfo::moveToVALUJay Foad1-12/+12
2022-10-28[AMDGPU] Add pseudo wavemode to optimize strict_wqmCarl Ritson1-18/+2
2022-09-28AMDGPU: Make various vector undefs legalMatt Arsenault1-139/+23
2022-07-21[AMDGPU] Pre-sink IR input for some testsJay Foad1-12/+12
2022-07-21[AMDGPU] Combine s_or_saveexec, s_xor instructions.Thomas Symalla1-22/+32
2022-03-25[AMDGPU] Improve v_cmpx usage on GFX10.3.Thomas Symalla1-10/+10
2022-03-21Revert "[AMDGPU] Improve v_cmpx usage on GFX10.3."Thomas Symalla1-10/+10
2022-03-21[AMDGPU] Improve v_cmpx usage on GFX10.3.Thomas Symalla1-10/+10
2022-02-25[AMDGPU] Extend pre-emit peephole to redundantly masked VCCCarl Ritson1-2/+0
2022-02-06AMDGPU: Don't clobber source register for V_SET_INACTIVE_*Ruiling Song1-12/+20
2022-01-26[AMDGPU][SIWholeQuadMode] Use the right VCC register to activate the correct ...Konstantina1-0/+45
2022-01-19[AMDGPU] Tweak some compares in wqm.ll testJay Foad1-36/+42
2022-01-18[AMDGPU] Autogenerate wqm.llCarl Ritson1-420/+2329
2021-11-20[AMDGPU] Do not generate ELF symbols for the local branch target labelsRamNalamothu1-3/+3
2021-03-15[AMDGPU] Fix shortfalls in WQM markingCarl Ritson1-0/+4
2021-03-03[AMDGPU] Introduce Strict WQM modePiotr Sobczak1-0/+353
2021-03-03[AMDGPU] Rename amdgcn_wwm to amdgcn_strict_wwmPiotr Sobczak1-2/+243
2021-02-11[AMDGPU] Move kill lowering to WQM pass and add live mask trackingCarl Ritson1-3/+3
2021-01-07[NFC] Removed unused prefixes from CodeGen/AMDGPUMircea Trofin1-2/+2
2020-10-27[AMDGPU] Move WQM Pass after MI SchedulerCarl Ritson1-6/+5
2020-09-18Revert "[amdgpu] Lower SGPR-to-VGPR copy in the final phase of ISel."Matt Arsenault1-2/+2
2020-09-17[amdgpu] Lower SGPR-to-VGPR copy in the final phase of ISel.Michael Liao1-2/+2
2020-07-15[AMDGPU] Apply pre-emit s_cbranch_vcc optimation to more patternsCarl Ritson1-5/+3
2020-04-06[AMDGPU] Disable 'Skip Uniform Regions' optimization by default for AMDGPU.Konstantin Pyzhov1-8/+7
2020-04-06Revert e1730cfeb3588f20dcf4a96b181ad52761666e52Konstantin Pyzhov1-7/+8
2020-04-06[AMDGPU] Disable 'Skip Uniform Regions' optimization by default for AMDGPU.Konstantin Pyzhov1-8/+7
2020-03-19[AMDGPU] Add Scratch Wave Offset to Scratch Buffer Descriptor in entry functionsScott Linder1-2/+2
2020-01-22Resubmit: [AMDGPU] Invert the handling of skip insertion.cdevadas1-3/+2
2020-01-21Revert "[AMDGPU] Invert the handling of skip insertion."Nicolai Hähnle1-2/+3
2020-01-16AMDGPU: Update tests to use modern buffer intrinsicsMatt Arsenault1-67/+72
2020-01-15[AMDGPU] Invert the handling of skip insertion.cdevadas1-3/+2
2020-01-10[AMDGPU] Remove unnecessary v_mov from a register to itself in WQM lowering.Michael Bedy1-0/+3
2019-08-29Revert [MBP] Disable aggressive loop rotate in plain modeJordan Rupprecht1-4/+7
2019-08-22[MBP] Disable aggressive loop rotate in plain modeGuozhi Wei1-7/+4
2019-08-12Revert r368339 "[MBP] Disable aggressive loop rotate in plain mode"Hans Wennborg1-4/+7
2019-08-08[MBP] Disable aggressive loop rotate in plain modeGuozhi Wei1-7/+4
2019-06-14[MBP] Move a latch block with conditional exit and multi predecessors to top ...Guozhi Wei1-4/+7
2019-05-06[AMDGPU] gfx1010: prefer V_MUL_LO_U32 over V_MUL_LO_I32Stanislav Mekhanoshin1-1/+1
generated by cgit v1.1 at 2024-08-01 06:41:12 +0000