aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/Analysis
AgeCommit message (Expand)AuthorFilesLines
2023-11-14[FileCheck] Avoid capturing group for {{regex}} (#72136)Nikita Popov1-18/+18
2023-11-13[LAA] Refine tests added in 9c535a3c2ef.Florian Hahn1-15/+15
2023-11-09[UTC] Escape multiple {{ or }} in input for check lines. (#71790)Florian Hahn1-4/+4
2023-11-09[LAA] Add tests for #69744.Florian Hahn1-0/+298
2023-11-08[AMDGPU] Add inreg support for SGPR arguments (#67182)Jun Wang2-2/+21
2023-11-08[SCEV] Support larger than 64-bit types in ashr(add(shl(x, n), c), m) (#71600)Björn Pettersson1-4/+21
2023-11-07[SCEV] Extend isImpliedCondOperandsViaRanges to independent predicates (#71110)Philip Reames1-3/+3
2023-11-03Revert "[IndVars] Generate zext nneg when locally obvious"Philip Reames1-1/+1
2023-11-03[IndVars] Generate zext nneg when locally obviousPhilip Reames1-1/+1
2023-11-03Regenerate a couple scev/indvars tests [nfc]Philip Reames1-21/+21
2023-11-03[SCEV] Remove newline after predicates in dumpNikita Popov1-3/+0
2023-11-03[IR] Remove zext and sext constant expressions (#71040)Nikita Popov2-10/+20
2023-10-31[LAA] Add a test case to show incorrect dependency classification (NFC). (#70...Alexandros Lamprineas1-0/+40
2023-10-31update_analyze_test_checks: support output from LAA (#67584)Ramkumar Ramachandra5-801/+1362
2023-10-28[LoopDist] Update the pragma info of loop distribute, NFC (#69825)Allen1-3/+3
2023-10-27[AMDGPU] make v32i16/v32f16 legal (#70484)Changpeng Fang9-40/+40
2023-10-27[AArch64][TTI] Improve `LegalVF` when gather loads are scalarizedAntonio Frighetto1-0/+19
2023-10-27[DominanceFrontier] make iterating dereferenced DominanceFrontierBase::find d...Wenju He1-27/+27
2023-10-26[opt] Infer DataLayout from triple if not specifiedAlex Richardson19-1130/+287
2023-10-26[IR] Require index width to be ule pointer width (#70015)Nikita Popov1-97/+0
2023-10-25[ValueTracking] Analyze `Select` in `isKnownNonEqual`. (#68427)Mikhail Gudim1-0/+79
2023-10-24BlockFrequencyInfoImpl: Avoid big numbers, increase precision for small spreadsMatthias Braun2-9/+53
2023-10-24[Analysis] Add Scalable field in MemoryLocation.h (#69716)Harvin Iriawan1-0/+52
2023-10-20[RISCV][CostModel] Recommit VPIntrinsics have same cost as their non-vp count...Michael Maitland2-5/+583
2023-10-20[ValueTracking] Implement sdiv/udiv support for isKnownNonNullFromDominatingC...Dhruv Chawla1-0/+54
2023-10-19ISel: introduce vector ISD::LRINT, ISD::LLRINT; custom RISCV lowering (#66924)Ramkumar Ramachandra1-0/+130
2023-10-16[BasicAA] Remove NSW flags when merging scales (#69122)Yingwei Zheng1-2/+2
2023-10-16[BasicAA] Add pre-commit tests for PR69096. NFC.Yingwei Zheng1-0/+31
2023-10-15[AMDGPU] Fix cost of fast unsafe f32 fdiv (#68988)Jay Foad1-0/+62
2023-10-12[InstCombine] Improve logic for adding flags to shift instructions.Noah Goldstein1-15/+15
2023-10-12[ValueTracking] Do more thorough non-zero check in `isKnownToBePowerOfTwo` wh...Noah Goldstein1-3/+3
2023-10-12[ValueTracking] Add support for non-splat vecs in cmpExcludesZeroNoah Goldstein1-5/+1
2023-10-12[ValueTracking] Add tests for `cmpExcludesZero` for non-splat vecs; NFCNoah Goldstein1-0/+62
2023-10-12[ValueTracking] Add better support for ConstantRange(And)Noah Goldstein1-10/+2
2023-10-12[ValueTracking] Add better support for ConstantRange(Shl)Noah Goldstein1-9/+3
2023-10-12[ValueTracking] Add more tests for constant ranges; NFCNoah Goldstein1-0/+146
2023-10-06Revert "[RISCV][CostModel] VPIntrinsics have same cost as their non-vp counte...Stella Laurenzo2-373/+5
2023-10-05[ValueTracking] Try to infer range of select from true and false values. (#68...Mikhail Gudim1-1/+13
2023-10-05[RISCV][CostModel] VPIntrinsics have same cost as their non-vp counterparts (...Michael Maitland2-5/+373
2023-10-05[CostModel][X86] getShuffleCost - add fallback (to half vector) for bfloat ve...Simon Pilgrim4-0/+360
2023-10-02[Analysis][SVE] Improve cost model for some extending masked loads (#65957)David Sherwood3-0/+80
2023-09-27[CostModel][X86] fround.ll - add <2 x float> test coverageSimon Pilgrim1-0/+30
2023-09-27CostModel/RISCV: tweak cost of vector ctpop under ZVBB (#67020)Ramkumar Ramachandra1-45/+85
2023-09-27CostModel/RISCV: tweak test for ctpop, with/without ZVBB (#67013)Ramkumar Ramachandra1-1/+6
2023-09-27[RISCV][CostModel] Estimate cost of Extract/InsertElement with non-constant i...Sergey Kachkov4-60/+330
2023-09-25[RISCV][CostModel] Add getCFInstrCost RISC-V implementation (#65599)Sergey Kachkov50-657/+657
2023-09-22AMDGPU: Teach isArgPassedInSGPR() about cs_chain* calling convention (#67086)Ruiling, Song1-0/+21
2023-09-21CostModel/RISCV: fix typos in fround test, vector length (#67025)Ramkumar Ramachandra1-28/+28
2023-09-20[InferAlignment] Enable InferAlignment pass by defaultDhruv Chawla2-2/+2
2023-09-19[LAA] Analyze pointers forked by a phi (#65834)Allen1-0/+123