aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/X86
AgeCommit message (Expand)AuthorFilesLines
2024-04-04[CostModel][X86] Update AVX1 sext v4i1 -> v4i64 cost based off worst case llv...Simon Pilgrim1-1/+1
2024-04-04[X86] Rename Zn3FPP# ports -> Zn3FP#. NFCSimon Pilgrim1-43/+43
2024-04-04[X86] Add or_is_add patterns for INC. (#87584)Craig Topper1-0/+5
2024-04-04[X86] Add missing immediate qualifier to the (V)ROUND instructions (#87636)Simon Pilgrim3-81/+81
2024-04-04[X86] Haswell/Broadwell - fix (V)ROUND*ri sched behaviours to use 2*Port1Simon Pilgrim2-10/+5
2024-04-04[CostModel][X86] Update AVX1 sext v8i1 -> v8i32 cost based off worst case llv...Simon Pilgrim1-1/+1
2024-04-04[DAG] Remove extract_vector_elt(freeze(x)), idx -> freeze(extract_vector_elt(...Simon Pilgrim1-0/+2
2024-04-03[X86] getEffectiveX86CodeModel - take a Triple argument instead of just a Is6...Simon Pilgrim1-3/+4
2024-04-03[X86] Haswell/Broadwell/Skylake DPPS folded instructions use an extra port06 ...Simon Pilgrim4-8/+16
2024-04-02[CallSiteInfo][NFC] CallSiteInfo -> CallSiteInfo.ArgRegPairs (#86842)Prabhuk1-1/+1
2024-04-02[X86] canonicalizeShuffleWithOp - don't fold VPERMI(BINOP(X,Y)) -> BINOP(VPER...Simon Pilgrim1-5/+9
2024-03-29[X86][MC] Support enc/dec for IMULZU. (#86653)Freddy Ye2-0/+40
2024-03-28[X86] Add isLogicOp helper to match ISD::AND/OR/XOR and X86ISD::ANDNPSimon Pilgrim1-2/+6
2024-03-28[X86] Support immediate folding for CCMP/CTEST (#86616)Freddy Ye1-2/+7
2024-03-27[X86] combineExtractFromVectorLoad support extraction from vector of differen...Simon Pilgrim1-11/+12
2024-03-27Revert rG58de1e2c5eee548a9b365e3b1554d87317072ad9 "Fix stack layout for frame...Simon Pilgrim5-38/+32
2024-03-27Fix stack layout for frames larger than 2gb (#84114)Wesley Wiser5-32/+38
2024-03-27[X86] combineExtractWithShuffle - use combineExtractFromVectorLoad to extract...Simon Pilgrim1-0/+6
2024-03-27[X86] Add combineExtractFromVectorLoad helper - pulled out of combineExtractV...Simon Pilgrim1-29/+49
2024-03-26[X86] Fix miscompile in combineShiftRightArithmetic (#86597)Björn Pettersson1-13/+16
2024-03-26[X86] combineConcatVectorOps - concatenate FADD/FSUB/FMUL ops if we don't inc...Simon Pilgrim1-1/+13
2024-03-26[Intrinsics] Make `patchpoint.i64` generic on its return type (#85911)Il-Capitano1-1/+1
2024-03-26[X86] ICX - vector XMM splat use Port 1 or 5 when boradcasting the shift amountSimon Pilgrim1-3/+3
2024-03-25[X86] HSW/BDW - vector splat shifts don't use Port5 when loading the shift am...Simon Pilgrim2-4/+8
2024-03-25[X86][GlobalISel] Fix referencing nonexistent operand in G_ICMP (#86221)Evgenii Kudriashov1-2/+1
2024-03-25[MC] Make `MCParsedAsmOperand::getReg()` return `MCRegister` (#86444)Sergei Barannikov1-1/+1
2024-03-25[X86][BF16] Do not lower to VCVTNEPS2BF16 without AVX512VL (#86395)Phoebe Wang1-2/+5
2024-03-23[GlobalISel] Introduce G_TRAP, G_DEBUGTRAP, G_UBSANTRAP (#84941)Evgenii Kudriashov1-19/+0
2024-03-22[X86] Support DomainReassignment for APX NDD instructions (#85737)Freddy Ye1-0/+38
2024-03-21[X86] getShuffleCost - recognise concat_vector(X,Y) shuffle as InsertSubvecto...Simon Pilgrim1-0/+8
2024-03-20[X86] splitVectorOp - share the same SDLoc argument instead of recreating it ...Simon Pilgrim1-45/+50
2024-03-19[NFC][RemoveDIs] Use iterators for insertion at various call-sites (#84736)Jeremy Morse1-2/+2
2024-03-18[MachineFrameInfo] Refactoring around computeMaxcallFrameSize() (NFC) (#78001)Jonas Paulsson1-0/+1
2024-03-17[CodeGen] Use LocationSize for MMO getSize (#84751)David Green1-3/+3
2024-03-17[X86] Support APX CMOV/CFCMOV instructions (#82592)XinWang1012-55/+230
2024-03-15[X86][AVX] Fix handling of out-of-bounds SRA shift amounts in AVX2 vector shi...SahilPatidar1-0/+10
2024-03-15[X86] isGuaranteedNotToBeUndefOrPoisonForTargetNode - generalize shuffle deco...Simon Pilgrim1-10/+22
2024-03-15[X86] Add Support for X86 TLSDESC Relocations (#83136)Phoebe Wang6-17/+87
2024-03-15[X86] Fast AVX-512-VNNI vpdpwssd tuning (#85375)Ganesh4-8/+24
2024-03-14Revert 4fef8c75abb080e6471395492819171fee8261fa "[X86] splitVectorOp - share ...Simon Pilgrim1-50/+45
2024-03-14[CodeGen][X86] Remove Expensive option copy and delete copy assignment (#85187)mahesh-attarde2-2/+2
2024-03-14[X86] splitVectorOp - share the same SDLoc argument instead of recreating it ...Simon Pilgrim1-45/+50
2024-03-12[X86] getFauxShuffleMask - recognise CONCAT(SUB0, SUB1) style patternsSimon Pilgrim1-0/+17
2024-03-12[X86] combineVectorPack - use APInt::truncSSat for PACKSS constant folding. NFC.Simon Pilgrim1-6/+2
2024-03-12[Support] Add KnownBits::abds signed absolute difference and rename absdiff -...Simon Pilgrim1-1/+1
2024-03-12[X86] Remove SlowDivide tuning from GRTTuning (#84676)Phoebe Wang1-2/+0
2024-03-11[NFC] Remove unused parameter from shouldAssumeDSOLocal()Arthur Eubanks1-2/+2
2024-03-11[X86] (V)MPSADBW instructions can run on Port1 or Port5 for one uop stageSimon Pilgrim1-3/+3
2024-03-11[X86] Add missing register qualifier to the VBLENDVPD/VBLENDVPS/VPBLENDVB ins...Simon Pilgrim4-36/+36
2024-03-11[X86] Add missing immediate qualifier to the (V)PCLMULQDQ instruction namesSimon Pilgrim5-33/+33
generated by cgit v1.1 at 2024-09-07 09:36:13 +0000