aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/SPIRV
AgeCommit message (Expand)AuthorFilesLines
2024-04-19[SPIR-V] SPIR-V Backend must generate a valid OCL version if working in OpenC...Vyacheslav Levytskyy1-3/+14
2024-04-18[SPIR-V] Fix return type when sampling an image with OpImageSampleExplicitLod...Vyacheslav Levytskyy3-3/+6
2024-04-17[SPIR-V] Account for zext in a llvm intrinsic call (#88903)Vyacheslav Levytskyy1-0/+25
2024-04-17[SPIR-V] Improve Tablegen instruction selection and account for a pointer siz...Vyacheslav Levytskyy9-74/+104
2024-04-16[clang][CodeGen] Add AS for Globals to SPIR & SPIRV datalayouts (#88455)Alex Voicu1-2/+2
2024-04-15[HLSL][SPIRV] Add any intrinsic lowering (#88325)Farzon Lotfi1-4/+25
2024-04-15[SPIR-V] Update type inference and instruction selection (#88254)Vyacheslav Levytskyy15-38/+267
2024-04-10[Spirv][HLSL] Add OpAll lowering and float vec support (#87952)Farzon Lotfi3-39/+319
2024-04-10[SPIRV] Tweak parsing of base type name in builtins (#88255)Vyacheslav Levytskyy1-4/+12
2024-04-09[SPIR-V] Re-implement switch and improve validation of forward calls (#87823)Vyacheslav Levytskyy6-183/+113
2024-04-09[SPIR-V] Map llvm.{min,max}num to GL::N{Min,Max} (#88009)Natalie Chouinard1-2/+2
2024-04-04[SPIR-V] Fix OpVariable instructions place in a function (#87554)Vyacheslav Levytskyy4-7/+28
2024-04-02[SPIR-V] Fix validity of atomic instructions (#87051)Vyacheslav Levytskyy3-10/+128
2024-03-28[SPIR-V] Improve type inference: deduce types of composite data structures (#...Vyacheslav Levytskyy7-76/+382
2024-03-26[SPIR-V] Support extension toggling and enabling all (#85503)Michal Paszkowski4-76/+146
2024-03-25[SPIR-V] Add WaveGetLaneIndex() intrinsic support (#85979)Nathan Gauër7-27/+59
2024-03-25[SPIR-V] Fix illegal OpConstantComposite instruction with non-const constitue...Vyacheslav Levytskyy7-16/+95
2024-03-25[SPIR-V] Improve type inference in SPIR-V Backend for opaque pointers (#86283)Vyacheslav Levytskyy3-50/+86
2024-03-25[SPIR-V] Introduce a command line option to support compatibility with Khrono...Vyacheslav Levytskyy1-1/+7
2024-03-20[SPIRV] Add __spirv_ builtins for existing instructions (#85654)Vyacheslav Levytskyy4-40/+167
2024-03-20[SPIR-V] Fix incorrect bitwise instructions applied to the bool type (#85929)Vyacheslav Levytskyy1-0/+20
2024-03-18[SPIRV] Add Lifetime intrinsics/instructions (#85391)Vyacheslav Levytskyy9-14/+112
2024-03-14[SPIRV] Add type inference of function parameters by call instances (#85077)Vyacheslav Levytskyy4-6/+77
2024-03-13[SPIR-V] Add implementation of G_SPLAT_VECTOR opcode and fix invalid types pr...Vyacheslav Levytskyy7-55/+236
2024-03-08[SPIR-V] Insert a bitcast before load/store instruction to keep SPIR-V code v...Vyacheslav Levytskyy5-48/+142
2024-03-05[SPIR-V] Memory leak fix in SPIRVEmitIntrinsics (#83015)bwlodarcz1-121/+152
2024-03-04[HLSL][SPIR-V] Add SV_DispatchThreadID semantic support (#82536)Natalie Chouinard2-1/+71
2024-03-04[SPIR-V] Fix warning -Wsometimes-uninitialized (#83901)Michal Paszkowski1-1/+1
2024-03-04[SPIR-V] Add support for the SPIR-V extension SPV_INTEL_bfloat16_conversion (...Vyacheslav Levytskyy8-9/+102
2024-03-04[SPIR-V] Add support for SPV_KHR_float_controls (#83418)Vyacheslav Levytskyy2-0/+20
2024-03-04[SPIR-V] Fix bitcast legalization/instruction selection in SPIR-V Backend (#8...Vyacheslav Levytskyy4-14/+73
2024-03-04[SPIRV] Add vector reduction instructions (#82786)Vyacheslav Levytskyy7-53/+291
2024-03-03[SPIR-V] Do not use OpenCL metadata for ptr element type resolution (#82678)Michal Paszkowski10-170/+276
2024-02-27[SPIR-V]: add SPIR-V extension: SPV_INTEL_variable_length_array (#83002)Vyacheslav Levytskyy7-1/+98
2024-02-27Add support for the 'freeze' instruction (#82979)Vyacheslav Levytskyy2-1/+45
2024-02-22Add support for the SPV_INTEL_usm_storage_classes extension (#82247)Vyacheslav Levytskyy11-28/+99
2024-02-22[SPIRV] Prevent creation of jump tables from switch (#82287)Vyacheslav Levytskyy1-0/+3
2024-02-22[SPIRV] Add support for the SPV_KHR_subgroup_rotate extension (#82374)Vyacheslav Levytskyy5-1/+25
2024-02-20[SPIR-V] Fix vloadn OpenCL builtin lowering (#81148)Michal Paszkowski3-19/+26
2024-02-19[SPIRV] Fix warning after #81683Fangrui Song1-1/+1
2024-02-19Add support for the SPIR-V extension SPV_KHR_uniform_group_instructions (#82064)Vyacheslav Levytskyy6-1/+196
2024-02-19fix generation of unnecessary OpExecutionMode records (#81839)Vyacheslav Levytskyy4-15/+20
2024-02-19Add support for atomic instruction on floating-point numbers (#81683)Vyacheslav Levytskyy12-21/+250
2024-02-15add support for the SPV_KHR_linkonce_odr extension (#81512)Vyacheslav Levytskyy5-6/+29
2024-02-15let a user select preferred/unpreferred capabilities in a list of enabling ca...Vyacheslav Levytskyy2-10/+42
2024-02-13[SPIRV] Add to LINK_COMPONENTS to fix BUILD_SHARED_LIBS buildJessica Clarke1-0/+2
2024-02-12Add support for SPIR-V extension: SPV_INTEL_function_pointers (#80759)Vyacheslav Levytskyy11-24/+239
2024-02-12Add support for SPIR-V extension: SPV_INTEL_subgroups (#81023)Vyacheslav Levytskyy6-4/+184
2024-02-02[SPIR-V] add convergence region analysis (#78456)Nathan Gauër6-0/+540
2024-01-31[SPIR-V] Improve how lowering of formal arguments in SPIR-V Backend interpret...Vyacheslav Levytskyy4-20/+30
generated by cgit v1.1 at 2024-08-01 01:30:36 +0000