aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/Hexagon
AgeCommit message (Expand)AuthorFilesLines
2024-03-27Revert rG58de1e2c5eee548a9b365e3b1554d87317072ad9 "Fix stack layout for frame...Simon Pilgrim1-2/+2
2024-03-27Fix stack layout for frames larger than 2gb (#84114)Wesley Wiser1-2/+2
2024-03-25[MC] Make `MCParsedAsmOperand::getReg()` return `MCRegister` (#86444)Sergei Barannikov1-1/+1
2024-03-23[NewPM][Hexagon] Add HexagonPassRegistry.def (#86244)paperchalice2-0/+24
2024-03-19[Hexagon] ELF attributes for Hexagon (#85359)quic-areg7-8/+225
2024-03-19[NFC][RemoveDIs] Use iterators for insertion at various call-sites (#84736)Jeremy Morse1-1/+1
2024-03-17[CodeGen] Use LocationSize for MMO getSize (#84751)David Green1-5/+5
2024-03-15[Hexagon][TTI] Remove two overrides which simply proxy to base class [NFC]Philip Reames2-22/+0
2024-03-11[NFC] Remove unused parameter from shouldAssumeDSOLocal()Arthur Eubanks1-1/+1
2024-03-10Add llvm::min/max_element and use it in llvm/ and mlir/ directories. (#84678)Justin Lebar4-10/+9
2024-03-08Reapply "Convert many LivePhysRegs uses to LiveRegUnits" (#84338)AtariDreams1-9/+3
2024-03-06[Codegen] Make Width in getMemOperandsWithOffsetWidth a LocationSize. (#83875)David Green3-11/+12
2024-03-06[Hexagon] Fix shift value when folding shl DAG node (#83853)yandalur1-1/+1
2024-02-29[Hexagon] Add Loop Alignment pass. (#83379)Sumanth Gundapaneni4-1/+226
2024-02-29[Hexagon] Use the correct call to detect debug instructions (#83373)Sumanth Gundapaneni2-2/+2
2024-02-27Revert "[Hexagon] Optimize post-increment load and stores in loops. (… (#83...Sumanth Gundapaneni6-772/+1
2024-02-25[CodeGen] Port AtomicExpand to new Pass Manager (#71220)Rishabh Bali1-1/+1
2024-02-22[Hexagon] Clean up redundant transfer instructions. (#82663)Sumanth Gundapaneni3-0/+335
2024-02-22[HEXAGON] Fix bit boundary for isub_hi in HexagonBitSimplify (#82336)yandalur1-1/+2
2024-02-21[Hexagon] Optimize post-increment load and stores in loops. (#82418)Sumanth Gundapaneni6-1/+772
2024-02-21[Hexagon] Generate absolute-set load/store instructions. (#82034)Sumanth Gundapaneni3-0/+284
2024-02-20[Hexagon] Update InstrInfo to include LD/ST offsets of vector instructions (#...Sumanth Gundapaneni1-0/+28
2024-02-20Revert "[Hexagon] Optimize post-increment load and stores in loops. (#82011)"Krasimir Georgiev6-772/+1
2024-02-16[Hexagon] Optimize post-increment load and stores in loops. (#82011)Sumanth Gundapaneni6-1/+772
2024-02-14[Hexagon] Fix zero extension of bit predicates with vtrunehb (#81772)sgundapa1-2/+2
2024-02-10[Hexagon] Order objects on the stack by their alignments (#81280)Ikhlas Ajbar2-0/+68
2024-02-08[HEXAGON] Add basic block limit for RDF optimizations (#81071)Abinaya Saravanan3-0/+25
2024-02-01[TTI] Use Register in isLoadFromStackSlot and isStoreToStackSlot [nfc] (#80339)Philip Reames2-4/+4
2024-01-25[llvm] Move CodeGenTypes library to its own directory (#79444)Nico Weber3-3/+3
2024-01-24[HEXAGON] Inlining Division (#79021)quic-asaravan4-0/+109
2024-01-20[Hexagon] Use llvm::children (NFC)Kazu Hirata1-3/+1
2024-01-18[Hexagon] Flip subreg bit for reverse pairs hvx .new (#75873)quic-akaryaki2-2/+6
2024-01-14[Target] Use getConstantOperandVal (NFC)Kazu Hirata2-4/+2
2024-01-12[IRBuilder] Add CreatePtrAdd() method (NFC) (#77582)Nikita Popov1-2/+1
2024-01-09[RFC][SelectionDAG] Add and use SDNode::getAsZExtVal() helper (#76710)Alex Bradbury2-4/+4
2024-01-03[CodeGen] Add flag to populate target pass names (#76328)paperchalice2-2/+4
2024-01-02[llvm][NFC] Use SDValue::getConstantOperandVal(i) where possible (#76708)Alex Bradbury4-27/+26
2023-12-24[Target] Use range-based for loops (NFC)Kazu Hirata2-6/+3
2023-12-23[llvm] Use StringRef::contains (NFC)Kazu Hirata1-1/+1
2023-12-18[LLVM][IR] Replace ConstantInt's specialisation of getType() with getIntegerT...Paul Walker1-3/+3
2023-12-11[llvm] Use StringRef::{starts,ends}_with (NFC) (#74956)Kazu Hirata3-5/+5
2023-12-10[Target] Remove unused forward declarations (NFC)Kazu Hirata1-2/+0
2023-12-07[Target] Remove unnecessary includes (NFC)Kazu Hirata1-1/+0
2023-12-07[RISCV][MC] Pass MCSubtargetInfo down to shouldForceRelocation and evaluateTa...Craig Topper1-1/+2
2023-12-03[llvm] Stop including vector (NFC)Kazu Hirata1-1/+0
2023-12-03[llvm] Stop including string (NFC)Kazu Hirata1-1/+0
2023-12-03[llvm] Stop including llvm/ADT/StringRef.h (NFC)Kazu Hirata1-1/+0
2023-12-01TargetInstrInfo: make getOperandLatency return optional (NFC) (#73769)Ramkumar Ramachandra3-25/+25
2023-11-24[CodeGen] Make some includes explicit (NFC)Nikita Popov1-0/+1
2023-11-22[llvm][TypeSize] Fix addition/subtraction in TypeSize. (#72979)Sander de Smalen3-6/+7