aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/AMDGPU/VOP2Instructions.td
AgeCommit message (Expand)AuthorFilesLines
2024-04-03[AMDGPU][MC] Enables sgpr or imm src1 for float VOP3 DPP, but excludi… (#87...Joe Nash1-4/+15
2024-03-11[AMDGPU][True16] Make NotHasTrue16BitInsts a True16Predicate (#84771)Joe Nash1-6/+6
2024-03-08AMDGPU: Copy SubtargetPredicate from pseudo to real for dpp16 and dpp8 (#84517)Changpeng Fang1-1/+2
2024-03-07AMDGPU: Use True16Predicate for UseRealTrue16Insts in VOP2 Reals (#84394)Changpeng Fang1-3/+3
2024-02-22[AMDGPU] Remove DPP DecoderNamespaces. NFC. (#82491)Jay Foad1-25/+11
2024-02-22[AMDGPU] Split Dpp8FI and Dpp16FI operands (#82379)Jay Foad1-9/+9
2024-02-20[AMDGPU] Stop using SDWA DecoderNamespaces. NFCI. (#82233)Jay Foad1-40/+30
2024-01-25[AMDGPU][AsmParser][NFC] Rename integer modifier operands to follow the conve...Ivan Kosarev1-19/+19
2024-01-23[AMDGPU][True16] Support source DPP operands. (#79025)Ivan Kosarev1-14/+10
2024-01-16[AMDGPU] Fix predicates for V_DOT instructions. (#78198)Ivan Kosarev1-4/+5
2024-01-16[AMDGPU] Remove VT helpers isFloatType, isPackedType, simplify isIntType (#77...Stanislav Mekhanoshin1-1/+1
2024-01-15[AMDGPU][MC] Remove incorrect `_e32` suffix from `v_dot2c_f32_f16` and `v_dot...Shilei Tian1-2/+8
2024-01-10[AMDGPU] Fix predicates for various True16 instructions. (#77581)Ivan Kosarev1-6/+6
2024-01-09AMDGPU: Break vop3p handling out of vop3 base patterns (#77472)Matt Arsenault1-1/+1
2024-01-07[NFC] Remove trailing whitespace in `llvm/lib/Target/AMDGPU/VOP2Instructions.td`Shilei Tian1-1/+1
2023-12-12[AMDGPU] Update VOP instructions for GFX12 (#74853)Mariusz Sikora1-245/+414
2023-11-30[AMDGPU] Don't create mulhi_24 in CGP (#72983)Pierre van Houtryve1-0/+11
2023-09-25[AMDGPU][NFC] Add True16 operand definitions.Ivan Kosarev1-2/+2
2023-09-23Reapply "[AMDGPU] Introduce real and keep fake True16 instructions."Ivan Kosarev1-8/+21
2023-09-22Revert "[AMDGPU] Introduce real and keep fake True16 instructions."Ivan Kosarev1-21/+8
2023-09-22[AMDGPU] Introduce real and keep fake True16 instructions.Ivan Kosarev1-8/+21
2023-08-11[AMDGPU] Treat KIMM32 and KIMM16 operand types as noninlinableMirko Brkusanin1-4/+4
2023-07-05[AMDGPU][AsmParser][NFC] Clean up the implementation of KImmFP operands.Ivan Kosarev1-2/+2
2023-06-19[AMDGPU] Fix operand class of v_ldexp_f16 src1Joe Nash1-5/+29
2023-06-06IR: Add llvm.ldexp and llvm.experimental.constrained.ldexp intrinsicsMatt Arsenault1-4/+4
2023-05-18[AMDGPU][Uniformity] V_MBCNT* is never uniformCarl Ritson1-0/+2
2023-03-13[AMDGPU] Remove BoolToList classJay Foad1-45/+45
2023-02-08[AMDGPU] Introduce never uniform bit field in tablegenYashwant Singh1-3/+2
2023-02-03[AMDGPU] GFX11: rename VALU pknorm instructions to pk_normJay Foad1-13/+13
2023-02-01AMDGPU/MC: Refactor decoders. Rework decoders for float immediatesPetar Avramovic1-1/+1
2023-01-24[AMDGPU][NFC] Apply new naming convention for feature fmacf64Mariusz Sikora1-3/+3
2023-01-19[AMDGPU] Add feature predicate for v_fmac_f64 instructionMariusz Sikora1-6/+7
2023-01-06[AMDGPU] Combine redundant Asm64 and AsmVOP3DPPBase. NFCJoe Nash1-9/+5
2022-12-30[AMDGPU][GFX11] Correct tied src2 of v_fmac_f16_e64Dmitry Preobrazhensky1-0/+2
2022-12-07[AMDGPU] Enable OMod on more VOP3 instructionsJoe Nash1-2/+5
2022-11-30[AMDGPU][MC][GFX11] Disable non-VGPR src operands for VOP3_DPP variants of fm...Dmitry Preobrazhensky1-2/+2
2022-11-29[AMDGPU][MC][MI100+] Enable VOP3 variants of dot2c/dot4c/dot8c opcodesDmitry Preobrazhensky1-1/+11
2022-11-14[AMDGPU] More use of DivergentBinFrag and friends. NFC.Jay Foad1-3/+3
2022-10-25[AMDGPU] Fix delay alu for VOPD with src2accJoe Nash1-0/+9
2022-10-24[AMDGPU][MC] Correct definition of aliasesDmitry Preobrazhensky1-3/+7
2022-10-20[AMDGPU][MC] Correct v_cndmask operand typesDmitry Preobrazhensky1-6/+12
2022-10-19[AMDGPU] V_LDEXP_F16 encoding fix and doc update.Joe Nash1-1/+12
2022-10-14[AMDGPU][MC][GFX8+] Correct v_cndmask modifiersDmitry Preobrazhensky1-7/+14
2022-10-07[AMDGPU][MC][GFX11] Correct v_fmac_.*_e64_dppDmitry Preobrazhensky1-0/+5
2022-09-20[AMDGPU][GFX11] Use VGPR_32_Lo128 for VOP1,2,CJoe Nash1-69/+178
2022-07-05[AMDGPU] GFX11 trivial NFC tweaksJay Foad1-3/+3
2022-06-29AMDGPU: Mark more instructions as rematerializableMatt Arsenault1-6/+8
2022-06-24[AMDGPU] gfx11 VOPD instructions MC supportJoe Nash1-25/+79
2022-06-14[AMDGPU] gfx11 support add_f16Joe Nash1-1/+1
2022-06-08Reland [AMDGPU] gfx11 VOP1+VOP2 Instruction MC supportJoe Nash1-66/+365
generated by cgit v1.1 at 2024-08-01 05:15:52 +0000