aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
AgeCommit message (Expand)AuthorFilesLines
2024-03-06Revert "[AMDGPU] Add AMDGPU specific variadic operation MCExprs" (#84273)Florian Mayer1-55/+0
2024-03-06[AMDGPU] Add AMDGPU specific variadic operation MCExprs (#82022)Janek van Oirschot1-0/+55
2024-03-06Revert "[AMDGPU] Replace `isInlinableLiteral16` with specific version (#81345)"Shilei Tian1-43/+11
2024-03-04[AMDGPU] Replace `isInlinableLiteral16` with specific version (#81345)Shilei Tian1-11/+43
2024-03-01[AMDGPU] Remove AtomicNoRet class and getAtomicNoRetOp table (#83593)Jay Foad1-14/+0
2024-02-28[AMDGPU][AsmParser] Support structured HWREG operands. (#82805)Ivan Kosarev1-80/+135
2024-02-23[AMDGPU][NFC] Have helpers to deal with encoding fields. (#82772)Ivan Kosarev1-3/+3
2024-02-20[AMDGPU] Fix v_dot2_f16_f16/v_dot2_bf16_bf16 operands (#82423)Stanislav Mekhanoshin1-0/+3
2024-02-19[AMDGPU] Fix bf16 inv2pi inline constant hadling (#82283)Stanislav Mekhanoshin1-7/+18
2024-02-16[AMDGPU] Use `bf16` instead of `i16` for bfloat (#80908)Shilei Tian1-0/+92
2024-02-12AMDGPU/NFC: Remove some bits from TSFlags (#81525)Konstantin Zhuravlyov1-5/+0
2024-02-08[AMDGPU][True16] Support VOP3 source DPP operands. (#80892)Ivan Kosarev1-11/+32
2024-01-31[NFC] Fold an `if` statement into `return` of bool expressionShilei Tian1-3/+1
2024-01-30[AMDGPU] Use StringRef::consume_front (NFC)Kazu Hirata1-6/+3
2024-01-30[AMDGPU][AsmParser] Allow `v_writelane_b32` to use SGPR and M0 as source oper...Shilei Tian1-0/+21
2024-01-25[llvm] Move CodeGenTypes library to its own directory (#79444)Nico Weber1-1/+1
2024-01-25[AMDGPU][NFC] Rename the reg-or-imm operand predicates to match their class n...Ivan Kosarev1-100/+74
2024-01-24[AMDGPU] Add GFX12 WMMA and SWMMAC instructions (#77795)Mirko Brkušanin1-6/+105
2024-01-24[AMDGPU][GFX12] VOP encoding and codegen - add support for v_cvt fp8/… (#78...Mariusz Sikora1-2/+29
2024-01-23[AMDGPU][True16] Support source DPP operands. (#79025)Ivan Kosarev1-3/+4
2024-01-21[AMDGPU] Add an asm directive to track code_object_version (#76267)Emma Pilkington1-78/+13
2024-01-18AMDGPU/GFX12: Add new dot4 fp8/bf8 instructions (#77892)Mariusz Sikora1-0/+46
2024-01-10[AMDGPU][True16] Support V_CEIL_F16. (#73108)Ivan Kosarev1-13/+30
2024-01-04AMDGPU: Fix packed 16-bit inline constants (#76522)Nicolai Hähnle1-8/+13
2024-01-03[AMDGPU] Add VDSDIR instructions for GFX12 (#75197)Mirko Brkušanin1-0/+16
2024-01-02[AMDGPU] Update compute program resource registers for GFX12 (#75911)Jay Foad1-4/+5
2023-12-15[AMDGPU][MC] Add GFX12 SMEM encoding (#75215)Mirko Brkušanin1-1/+1
2023-12-14[AMDGPU][MC] Add GFX12 VFLAT, VSCRATCH and VGLOBAL encodings (#75193)Mirko Brkušanin1-2/+3
2023-12-14[AMDGPU][MC] Add GFX12 VBUFFER encoding (#75195)Mirko Brkušanin1-5/+37
2023-12-13[AMDGPU] GFX12: Add Split Workgroup Barrier (#74836)Mariusz Sikora1-1/+11
2023-12-13[AMDGPU] Update IEEE and DX10_CLAMP for GFX12 (#75030)Piotr Sobczak1-3/+27
2023-12-12[AMDGPU] Update VOP instructions for GFX12 (#74853)Mariusz Sikora1-1/+9
2023-12-11[llvm] Use StringRef::{starts,ends}_with (NFC) (#74956)Kazu Hirata1-16/+16
2023-12-06[AMDGPU] GFX12: Add s_prefetch_inst/data instructions (#74448)Mariusz Sikora1-2/+3
2023-12-04[AMDGPU][MC] Add GFX12 VIMAGE and VSAMPLE encodings (#74062)Mirko Brkušanin1-10/+212
2023-11-10[AMDGPU] Fix operand definitions for atomic scalar memory instructions. (#71799)Ivan Kosarev1-61/+4
2023-10-19[AMDGPU] Allow lit() on operands which do not accept modifiers (#69527)Stanislav Mekhanoshin1-7/+31
2023-10-19AMDGPU: Minor updates to program resource registers (#69525)Konstantin Zhuravlyov1-4/+4
2023-10-17[AMDGPU][AsmParser] Eliminate custom predicates for named-bit operands. (#69243)Ivan Kosarev1-9/+2
2023-10-13[AMDGPU] Make ubsan happy (#68959)Stanislav Mekhanoshin1-1/+2
2023-10-12[AMDGPU] Change the representation of double literals in operands (#68740)Stanislav Mekhanoshin1-3/+18
2023-10-12[AMDGPU] Add lit() asm operand modifier for SP3 compatibility. (#68839)Stanislav Mekhanoshin1-3/+15
2023-09-29[AMDGPU] Src1 of VOP3 DPP instructions can be SGPR on supported subtargets (#...Mirko Brkušanin1-9/+26
2023-09-25[AMDGPU][NFC] Add True16 operand definitions.Ivan Kosarev1-0/+36
2023-09-21[AMDGPU] Remove Code Object V2 (#65715)Pierre van Houtryve1-31/+17
2023-09-19[AMDGPU] Add ASM and MC updates for preloading kernargsAustin Kerbow1-0/+35
2023-09-08[AMDGPU] Incorrect error message regarding SCC modifier (#65660)jwanggit861-5/+11
2023-09-06[MC] Change tryParseRegister to return ParseStatus (NFC)Sergei Barannikov1-14/+11
2023-08-22[AMDGPU] Rename 64BitDPP feature and fix the checksStanislav Mekhanoshin1-10/+7
2023-08-11[AMDGPU] Validate GDS in the assemblerJay Foad1-1/+27
generated by cgit v1.1 at 2024-08-01 00:01:44 +0000