aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen/MachineSink.cpp
AgeCommit message (Expand)AuthorFilesLines
2025-05-22[LLVM][CodeGen] Add convenience accessors for MachineFunctionProperties (#140...users/pcc/spr/main.elf-add-branch-to-branch-optimizationRahul Joshi1-2/+1
2025-03-29[CodeGen] Use llvm::append_range (NFC) (#133603)Kazu Hirata1-2/+1
2025-03-03[MachineSink] Fix typo in loop sinking (#127133)Jeffrey Byrnes1-1/+1
2025-03-03[CodeGen][NewPM] Port MachineSink to NPM (#115434)Akshat Oke1-45/+129
2025-03-01[MachineSink] Use Register and MCRegUnit. NFCCraig Topper1-17/+17
2025-01-23[CodeGen] Fix a warningKazu Hirata1-2/+1
2025-01-23[MachineSink] Extend loop sinking capability (#117247)Jeffrey Byrnes1-91/+176
2025-01-18[CodeGen] Avoid repeated hash lookups (NFC) (#123447)Kazu Hirata1-2/+3
2024-12-18[MachineSink] Use `RegisterClassInfo::getRegPressureSetLimit` (#119830)Pengcheng Wang1-1/+1
2024-12-13Reapply "[DomTreeUpdater] Move critical edge splitting code to updater" (#119...paperchalice1-1/+5
2024-12-11Revert "[DomTreeUpdater] Move critical edge splitting code to updater" (#119512)paperchalice1-5/+1
2024-12-11[DomTreeUpdater] Move critical edge splitting code to updater (#115111)paperchalice1-1/+5
2024-11-25[TTI][RISCV] Unconditionally break critical edges to sink ADDI (#108889)Philip Reames1-1/+3
2024-11-19[MachineSink] Fix stable sort comparator (#116705)Ellis Hoag1-1/+2
2024-11-14[NFC][CodeGen] Clang format MachineSink.cpp (#114027)Akshat Oke1-201/+208
2024-11-12[CodeGen] Remove unused includes (NFC) (#115996)Kazu Hirata1-3/+0
2024-11-12[MachineSink] Sink into consistent blocks for optsize funcs (#115367)Ellis Hoag1-4/+10
2024-09-25[MachineSink] Update register dependency correctly (#109763)Ruiling, Song1-2/+3
2024-08-29[ExtendLifetimes] Implement llvm.fake.use to extend variable lifetimes (#86149)Stephen Tozer1-1/+1
2024-08-22[CodeGen] Construct SmallVector with iterator ranges (NFC) (#105622)Kazu Hirata1-2/+1
2024-07-26[CodeGen] Remove AA parameter of isSafeToMove (#100691)Pengcheng Wang1-4/+4
2024-07-17[MachineSink][RISCV] Only call isConstantPhysReg or isIgnorableUse for uses. ...Craig Topper1-1/+1
2024-07-13[MachineSink] Check predecessor/successor relationship between two basic bloc...yozhu1-1/+1
2024-07-12[CodeGen][NewPM] Port `machine-block-freq` to new pass manager (#98317)paperchalice1-2/+4
2024-07-11Revert "[MachineSink] Only add sink candidate if ToBB is a successor of fromBB"YongKang Zhu1-1/+1
2024-07-11[MachineSink] Only add sink candidate if ToBB is a successor of fromBBYongKang Zhu1-1/+1
2024-07-09[MachineSink] Fix missing sinks along critical edges (#97618)Min-Yih Hsu1-15/+66
2024-07-09[CodeGen][NewPM] Port `machine-loops` to new pass manager (#97793)paperchalice1-1/+1
2024-06-28Reapply "[CodeGen][NewPM] Port machine-branch-prob to new pass manager" (#968...paperchalice1-3/+3
2024-06-27Revert "[CodeGen][NewPM] Port machine-branch-prob to new pass manager" (#96858)paperchalice1-3/+3
2024-06-27[CodeGen][NewPM] Port machine-branch-prob to new pass manager (#96389)paperchalice1-3/+3
2024-06-15[MachineSink] Use SmallDenseMap (NFC) (#95676)Kazu Hirata1-1/+1
2024-06-12[CodeGen][NewPM] Split `MachinePostDominators` into a concrete analysis resul...paperchalice1-2/+2
2024-06-11[CodeGen][NewPM] Split `MachineDominatorTree` into a concrete analysis result...paperchalice1-3/+3
2024-04-24[CodeGen] Make the parameter TRI required in some functions. (#85968)Xu Zhang1-1/+1
2024-02-15[CodeGen] Simplify updateLiveIn in MachineSink (#79831)Jay Foad1-7/+2
2023-12-13[MachineSink] Clear kill flags of sunk addressing mode registers (#75072)Momchil Velikov1-5/+16
2023-11-24 [MachineSink] Some more preserving of debug location when rematerialising an...Momchil Velikov1-1/+3
2023-11-21[MachineSink][AArch64] Preserve debug location when rematerialising an instru...Momchil Velikov1-3/+1
2023-11-11[MachineSink] Drop debug info for instructions deleted by sink-and-fold (#71443)Momchil Velikov1-19/+12
2023-10-12[MachineSink] Reduce the number of unnecessary invalidations of StoreInstrCac...Momchil Velikov1-2/+3
2023-10-12[MachineSink] Use LLVM ADTs (NFC) (#68677)Momchil Velikov1-10/+10
2023-10-06[MachineSink] Fix crash due to use-after-free in a MachineInstr* cache.Amara Emerson1-0/+2
2023-10-06AMDGPU: Fix temporal divergence introduced by machine-sink (#67456)Petar Avramovic1-0/+4
2023-10-06Revert "MachineSink: Fix sinking VGPR def out of a divergent loop"Petar Avramovic1-11/+4
2023-10-04[AArch64] Fix an incorrect handling of debug values in MachineSink (#68107)Momchil Velikov1-1/+4
2023-09-29[AArch64] Fix a compiler crash in MachineSink (#67705)Momchil Velikov1-17/+19
2023-09-25[MachineSink][AArch64] Sink instruction copies when they can replace copy int...Momchil Velikov1-29/+268
2023-08-14[CodeGen] Set regunitmasks for leaf regs to all instead of noneJay Foad1-3/+2
2023-08-09Remove a reference to rdar://problem/8030636Jon Roelofs1-1/+1
generated by cgit v1.1 at 2025-09-03 11:22:32 +0000