aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen/MachineScheduler.cpp
AgeCommit message (Expand)AuthorFilesLines
2020-01-29[MachineScheduler] Ignore artificial edges when forming store chainsJay Foad1-1/+1
2020-01-28Make llvm::StringRef to std::string conversions explicit.Benjamin Kramer1-1/+1
2020-01-24Correct NumLoads in clusteringStanislav Mekhanoshin1-1/+1
2020-01-22[MachineScheduler] Allow clustering mem ops with complex addressesJay Foad1-30/+39
2020-01-15[MachineScheduler][NFC] Don't swap when we can't clusterJinsong Ji1-18/+20
2020-01-14[MachineScheduler] Reduce reordering due to mem op clusteringJay Foad1-0/+2
2020-01-12[NFC] Refactor memory ops cluster methodQiu Chaofan1-14/+7
2020-01-08[NFC] Move InPQueue into arguments of releaseNodeQiu Chaofan1-8/+3
2020-01-02[NFC] Add explicit instantiation to releaseNodeQiu Chaofan1-0/+5
2020-01-01[MachineScheduler] improve reuse of 'releaseNode'methodLorenzo Casalino1-17/+21
2019-12-18[AArch64] Enable clustering memory accesses to fixed stack objectsJay Foad1-1/+1
2019-11-13Sink all InitializePasses.h includesReid Kleckner1-0/+1
2019-11-05[MachineScheduler] Enable AA in PostRA Machine schedulerDavid Green1-0/+2
2019-11-05[Scheduling][ARM] Consistently enable PostRA Machine schedulingDavid Green1-1/+1
2019-10-01[Dominators][CodeGen] Fix MachineDominatorTree preservation in PHIEliminationJakub Kuderski1-2/+3
2019-10-01[AMDGPU] Add VerifyScheduling support.Jay Foad1-3/+4
2019-09-14[ScheduleDAGMILive] Fix typo in comment.Mingjie Xing1-1/+1
2019-08-15Apply llvm-prefer-register-over-unsigned from clang-tidy to LLVMDaniel Sanders1-3/+3
2019-08-15[llvm] Migrate llvm::make_unique to std::make_uniqueJonas Devlieghere1-8/+8
2019-08-01Finish moving TargetRegisterInfo::isVirtualRegister() and friends to llvm::Re...Daniel Sanders1-12/+11
2019-06-07[MachineScheduler] checkResourceLimit boundary condition updateJinsong Ji1-5/+11
2019-05-30MISched: Fix -misched-regpressure=0 if subreg liveness enabledMatt Arsenault1-1/+3
2019-05-10Adjust MachineScheduler to use ProcResource countsMomchil Velikov1-17/+55
2019-04-19[CodeGen] Add "const" to MachineInstr::mayAliasBjorn Pettersson1-3/+3
2019-04-19[PATCH] [MachineScheduler] Check pending instructions when an instruction is ...James Molloy1-0/+2
2019-03-29[ScheduleDAG] Move `Topo` and `addEdge` to base class.Clement Courbet1-26/+3
2019-03-25MISched: Don't schedule regions with 0 instructionsMatt Arsenault1-2/+6
2019-01-19Update the file headers across all of the LLVM projects in the monorepoChandler Carruth1-4/+3
2019-01-09[NFC] fix trivial typos in commentsHiroshi Inoue1-2/+2
2018-11-29[MachineScheduler] Order FI-based memops based on stack directionFrancis Visoiu Mistrih1-4/+18
2018-11-28[MachineScheduler] Add support for clustering mem ops with FI base operandsFrancis Visoiu Mistrih1-2/+14
2018-11-28[CodeGen][NFC] Make `TII::getMemOpBaseImmOfs` return a base operandFrancis Visoiu Mistrih1-11/+11
2018-11-14Bias physical register immediate assignmentsNirav Dave1-25/+42
2018-11-09Type safe version of MachinePassRegistrySerge Guelton1-1/+2
2018-09-27llvm::sort(C.begin(), C.end(), ...) -> llvm::sort(C, ...)Fangrui Song1-1/+1
2018-09-19MachineScheduler: Add -misched-print-dags flagMatthias Braun1-1/+6
2018-09-19ScheduleDAG: Cleanup dumping code; NFCMatthias Braun1-24/+29
2018-08-21MachineScheduler: Refactor setPolicy() to limit computing remaining latencyTom Stellard1-28/+60
2018-06-20[NFC] fix trivial typos in commentsHiroshi Inoue1-5/+5
2018-05-14Rename DEBUG macro to LLVM_DEBUG.Nicola Zaghen1-187/+175
2018-05-09[DebugInfo] Examine all uses of isDebugValue() for debug instructions.Shiva Chen1-4/+4
2018-05-01Remove \brief commands from doxygen comments.Adrian Prantl1-8/+8
2018-04-30IWYU for llvm-config.h in llvm, additions.Nico Weber1-0/+1
2018-04-12[MachineScheduler] NFC refactoringJonas Paulsson1-21/+25
2018-04-06[CodeGen] Change std::sort to llvm::sort in response to r327219Mandeep Singh Grang1-1/+1
2018-03-23Fix layering of MachineValueType.h by moving it from CodeGen to SupportDavid Blaikie1-1/+1
2018-03-05[MachineScheduler] Dump SUnits before calling SchedImpl->initialize()Jonas Paulsson1-4/+4
2018-02-19Revert "[CodeGen] Move printing '\n' from MachineInstr::print to MachineBasic...Francis Visoiu Mistrih1-11/+6
2018-02-08[CodeGen] Move printing '\n' from MachineInstr::print to MachineBasicBlock::p...Francis Visoiu Mistrih1-6/+11
2018-01-23CodeGen: Fix assertion in ScheduleDAGMILive::scheduleMI due to llvm.dbg.valueYaxun Liu1-0/+1
generated by cgit v1.1 at 2024-08-01 19:42:54 +0000