aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2023-12-08Revert "[libc] Make BigInt bit_cast-able to compatible types" (#74887)Guillaume Chatelet5-81/+22
2023-12-08[Orc][examples] Drop target triple from input for remote debugging test (#74831)Stefan Gränitz2-13/+4
2023-12-08[RISCV][GISel] Re-generate legalize-vastart-rv32.mir and legalize-vastart-rv6...Craig Topper2-2/+2
2023-12-08[Fix] Disable fdefine-target-os-macros for now (#74886)Zixu Wang2-14/+19
2023-12-08[mlir][sparse] fix uninitialized dense tensor out in conv2d test (#74884)Aart Bik1-8/+8
2023-12-08[PowerPC] Move __ehinfo TOC entries to the end of the TOC section (#73586)Maryam Moghadas5-8/+32
2023-12-08[RISCV][GISEL] Fix RUN lines in vararg.llMichael Maitland1-7/+7
2023-12-08[mlir][sparse] make test for block sparsity more robust (#74798)Aart Bik1-8/+12
2023-12-08[mlir][mesh] Use tensor shape notation for the shape of a cluster (#73826)Boian Petkantchin11-71/+194
2023-12-08[RISCV][GISEL] Add vararg.ll LLVM IR -> ASM testMichael Maitland1-0/+1008
2023-12-08[mlir][Pass] Move PassExecutionAction to Pass.h, NFC. (#74850)Aman LaChapelle5-20/+158
2023-12-08[X86] Allow accessing large globals in small code model (#74785)Arthur Eubanks2-44/+225
2023-12-08[RISCV] Update comment for AVL operand in pseudo instructions. NFCCraig Topper1-3/+3
2023-12-08[RISCV][GISel] Reverse the operands the buildStore created in legalizeVAStart...Craig Topper3-1/+59
2023-12-08[GISEL][RISCV] Legalize llvm.vacopy intrinsic (#73066)Michael Maitland6-13/+1499
2023-12-08[LLVM][IR] Add textual shorthand for specifying constant vector splats. (#74620)Paul Walker7-0/+142
2023-12-09[CommandLine] Show '[subcommand]' in the help for less than 3 subcommands (#7...Igor Kudrin2-18/+57
2023-12-08[VPlan] Initial modeling of VF * UF as VPValue. (#74761)Florian Hahn52-339/+434
2023-12-08[SystemZ][z/OS] Fix macro (#74878)Abhina Sree1-1/+1
2023-12-08Thread safety analysis: Fix a bug in handling temporary constructors (#74020)Ziqing Luo2-13/+21
2023-12-08[RISCV][GISEL] Legalize G_VAARG through expansion. (#73065)Michael Maitland5-0/+224
2023-12-08[NFC] A few whitespace changes.Paul Walker3-3/+5
2023-12-08Reland [InstrProf][X86] Mark non-directly accessed globals as large (#74778)Arthur Eubanks6-9/+47
2023-12-08Revert "[InstrProf][X86] Mark non-directly accessed globals as large (#74778)"Arthur Eubanks5-46/+8
2023-12-08[Clang] Fix ResolveConstructorOverload to not select a conversion function if...Shafik Yaghmour4-26/+62
2023-12-08[InstrProf][X86] Mark non-directly accessed globals as large (#74778)Arthur Eubanks5-8/+46
2023-12-08[OpenACC] Fix bug with directive name being a 'special token'erichkeane2-6/+14
2023-12-08[libc++][test] Adds transcode option. (#73395)Mark de Wever2-36/+161
2023-12-08[mlir][sparse] optimize memory loads to SSA values when generating sp… (#74...Peiming Liu3-304/+224
2023-12-08[libc] Fix missing UInt initialization (#74869)Guillaume Chatelet1-1/+1
2023-12-08Implement acos operator in MLIR Math Dialect (#74584)Frederik Harwath4-0/+87
2023-12-08Fix tests hip-offload-compress-zlib/zstd.hip (#74783)Yaxun (Sam) Liu2-6/+6
2023-12-08[reland][libc] Make BigInt bit_cast-able to compatible types (#74862)Guillaume Chatelet5-21/+80
2023-12-08[AArch64][SME2] Add builtins to cast svbool from/to svcount. (#74720)Dinar Temirbulatov3-0/+66
2023-12-08[X86] combineConcatVectorOps - pull out repeated getTargetLoweringInfo calls....Simon Pilgrim1-2/+3
2023-12-08[SystemZ] Simplify handling of AtomicRMW instructions. (#74789)Jonas Paulsson16-696/+646
2023-12-08[AutoUpgrade] Don't try to upgrade struct return of non-intrinsicNikita Popov2-1/+13
2023-12-08Revert "[libc] Make BigInt bit_cast-able to compatible types" (#74856)Guillaume Chatelet4-71/+12
2023-12-08[libc] Make BigInt bit_cast-able to compatible types (#74837)Guillaume Chatelet4-12/+71
2023-12-08[ValueTracking] Handle returned attribute with mismatched typeNikita Popov2-3/+30
2023-12-08[FlowSensitive] Fix warningsKazu Hirata1-1/+1
2023-12-08[IR] Remove unnecessary pointer type check (NFC)Nikita Popov1-10/+3
2023-12-08Update CODEOWNERSNicolas Vasilache1-26/+26
2023-12-08[GitHub] Add some default reviewers for mlir/Vector and mlir/Linalg (#74848)Diego Caballero1-0/+16
2023-12-08[AsmWriter] Use unsigned char more consistentlyNikita Popov2-6/+10
2023-12-08Work around an ICE in MSVC; NFCAaron Ballman1-1/+2
2023-12-08[Clang][SVE2p1]Add svboolx2 and svboolx4 types for svcreate, svget, s… (#74...CarolineConcatto8-0/+349
2023-12-08[ARM][AArch32] Add support for AArch32 Cortex-M52 CPU (#74822)Jonathan Thackray11-8/+45
2023-12-08[libc++][NFC] Add _VSTD renaming commit to git-blame-ignore-revsLouis Dionne1-0/+3
2023-12-08[mlir][memref] extract_strided_metadata for zero-sized memref (#74835)Guray Ozen2-1/+21
generated by cgit v1.1 at 2024-07-08 09:27:05 +0000