aboutsummaryrefslogtreecommitdiff
path: root/mlir/test/lit.site.cfg.py.in
diff options
context:
space:
mode:
authorEmilio Cota <ecg@google.com>2021-04-12 19:15:35 +0200
committerAlex Zinenko <zinenko@google.com>2021-04-12 19:20:04 +0200
commit8508a63b887e29d1c699f1a9cdf8b2a6164a6f0a (patch)
treec40e7a84084191d5874e595b709e49b5387a47c9 /mlir/test/lit.site.cfg.py.in
parentb0fc712b14ff5f9fbf56e6605fd6ae48ab017ec8 (diff)
downloadllvm-8508a63b887e29d1c699f1a9cdf8b2a6164a6f0a.zip
llvm-8508a63b887e29d1c699f1a9cdf8b2a6164a6f0a.tar.gz
llvm-8508a63b887e29d1c699f1a9cdf8b2a6164a6f0a.tar.bz2
[mlir] Rename AVX512 dialect to X86Vector
We will soon be adding non-AVX512 operations to MLIR, such as AVX's rsqrt. In https://reviews.llvm.org/D99818 several possibilities were discussed, namely to (1) add non-AVX512 ops to the AVX512 dialect, (2) add more dialects (e.g. AVX dialect for AVX rsqrt), and (3) expand the scope of the AVX512 to include these SIMD x86 ops, thereby renaming the dialect to something more accurate such as X86Vector. Consensus was reached on option (3), which this patch implements. Reviewed By: aartbik, ftynse, nicolasvasilache Differential Revision: https://reviews.llvm.org/D100119
Diffstat (limited to 'mlir/test/lit.site.cfg.py.in')
-rw-r--r--mlir/test/lit.site.cfg.py.in2
1 files changed, 1 insertions, 1 deletions
diff --git a/mlir/test/lit.site.cfg.py.in b/mlir/test/lit.site.cfg.py.in
index dbc8460..844707f 100644
--- a/mlir/test/lit.site.cfg.py.in
+++ b/mlir/test/lit.site.cfg.py.in
@@ -48,7 +48,7 @@ config.enable_bindings_python = @MLIR_BINDINGS_PYTHON_ENABLED@
config.mlir_integration_test_dir = "@MLIR_INTEGRATION_TEST_DIR@"
config.intel_sde_executable = "@INTEL_SDE_EXECUTABLE@"
config.mlir_run_amx_tests = "@MLIR_RUN_AMX_TESTS@"
-config.mlir_run_avx512_tests = "@MLIR_RUN_AVX512_TESTS@"
+config.mlir_run_x86vector_tests = "@MLIR_RUN_X86VECTOR_TESTS@"
config.mlir_include_integration_tests = "@MLIR_INCLUDE_INTEGRATION_TESTS@"
# Support substitution of the tools_dir with user parameters. This is