diff options
author | Cullen Rhodes <cullen.rhodes@arm.com> | 2024-02-07 08:17:47 +0000 |
---|---|---|
committer | GitHub <noreply@github.com> | 2024-02-07 08:17:47 +0000 |
commit | fff86c6111b6d3ed68a8ea57ab5e7d3d716472c6 (patch) | |
tree | d899fbb461c00331f6f3cde8721e797f971e21d2 /mlir/test/Conversion/ArmSMEToLLVM | |
parent | 7d508eb5d38f4bbbab4230a666d9e742e271af61 (diff) | |
download | llvm-fff86c6111b6d3ed68a8ea57ab5e7d3d716472c6.zip llvm-fff86c6111b6d3ed68a8ea57ab5e7d3d716472c6.tar.gz llvm-fff86c6111b6d3ed68a8ea57ab5e7d3d716472c6.tar.bz2 |
[mlir][ArmSME] Support 4-way widening outer products (#79288)
This patch introduces support for 4-way widening outer products. This
enables the fusion of 4 'arm_sme.outerproduct' operations that are
chained via the accumulator into single widened operations.
Changes:
- Adds the following operations:
- smopa_4way, smops_4way
- umopa_4way, umops_4way
- sumopa_4way, sumops_4way
- sumopa_4way, sumops_4way
- Implements conversions for the above ops to intrinsics in ArmSMEToLLVM.
- Extends 'arm-sme-outer-product' pass.
For a detailed description of these operations see the
'arm_sme.smopa_4way' description.
Diffstat (limited to 'mlir/test/Conversion/ArmSMEToLLVM')
-rw-r--r-- | mlir/test/Conversion/ArmSMEToLLVM/arm-sme-to-llvm.mlir | 176 |
1 files changed, 176 insertions, 0 deletions
diff --git a/mlir/test/Conversion/ArmSMEToLLVM/arm-sme-to-llvm.mlir b/mlir/test/Conversion/ArmSMEToLLVM/arm-sme-to-llvm.mlir index c41504d..81087cc 100644 --- a/mlir/test/Conversion/ArmSMEToLLVM/arm-sme-to-llvm.mlir +++ b/mlir/test/Conversion/ArmSMEToLLVM/arm-sme-to-llvm.mlir @@ -697,3 +697,179 @@ func.func @arm_sme_umops_2way_i16i16_to_i32(%vecA: vector<[8]xi16>, %vecB: vecto %result = arm_sme.umops_2way %vecA, %vecB : vector<[8]xi16>, vector<[8]xi16> into vector<[4]x[4]xi32> return %result : vector<[4]x[4]xi32> } + +//===----------------------------------------------------------------------===// +// arm_sme.smopa_4way +//===----------------------------------------------------------------------===// + +// ----- + +// CHECK-LABEL: arm_sme_smopa_4way_i8i8_to_i32 +// CHECK: "arm_sme.intr.smopa.wide"({{.*}}) <{tile_id = 0 : i32}> : (vector<[16]xi1>, vector<[16]xi1>, vector<[16]xi8>, vector<[16]xi8>) -> () +func.func @arm_sme_smopa_4way_i8i8_to_i32(%vecA: vector<[16]xi8>, %vecB: vector<[16]xi8>) -> vector<[4]x[4]xi32> { + %result = arm_sme.smopa_4way %vecA, %vecB : vector<[16]xi8>, vector<[16]xi8> into vector<[4]x[4]xi32> + return %result : vector<[4]x[4]xi32> +} + +// ----- + +// CHECK-LABEL: arm_sme_smopa_4way_i16i16_to_i64 +// CHECK: "arm_sme.intr.smopa.wide"({{.*}}) <{tile_id = 0 : i32}> : (vector<[8]xi1>, vector<[8]xi1>, vector<[8]xi16>, vector<[8]xi16>) -> () +func.func @arm_sme_smopa_4way_i16i16_to_i64(%vecA: vector<[8]xi16>, %vecB: vector<[8]xi16>) -> vector<[2]x[2]xi64> { + %result = arm_sme.smopa_4way %vecA, %vecB : vector<[8]xi16>, vector<[8]xi16> into vector<[2]x[2]xi64> + return %result : vector<[2]x[2]xi64> +} + +//===----------------------------------------------------------------------===// +// arm_sme.smops_4way +//===----------------------------------------------------------------------===// + +// ----- + +// CHECK-LABEL: arm_sme_smops_4way_i8i8_to_i32 +// CHECK: "arm_sme.intr.smops.wide"({{.*}}) <{tile_id = 0 : i32}> : (vector<[16]xi1>, vector<[16]xi1>, vector<[16]xi8>, vector<[16]xi8>) -> () +func.func @arm_sme_smops_4way_i8i8_to_i32(%vecA: vector<[16]xi8>, %vecB: vector<[16]xi8>) -> vector<[4]x[4]xi32> { + %result = arm_sme.smops_4way %vecA, %vecB : vector<[16]xi8>, vector<[16]xi8> into vector<[4]x[4]xi32> + return %result : vector<[4]x[4]xi32> +} + +// ----- + +// CHECK-LABEL: arm_sme_smops_4way_i16i16_to_i64 +// CHECK: "arm_sme.intr.smops.wide"({{.*}}) <{tile_id = 0 : i32}> : (vector<[8]xi1>, vector<[8]xi1>, vector<[8]xi16>, vector<[8]xi16>) -> () +func.func @arm_sme_smops_4way_i16i16_to_i64(%vecA: vector<[8]xi16>, %vecB: vector<[8]xi16>) -> vector<[2]x[2]xi64> { + %result = arm_sme.smops_4way %vecA, %vecB : vector<[8]xi16>, vector<[8]xi16> into vector<[2]x[2]xi64> + return %result : vector<[2]x[2]xi64> +} + +//===----------------------------------------------------------------------===// +// arm_sme.umopa_4way +//===----------------------------------------------------------------------===// + +// ----- + +// CHECK-LABEL: arm_sme_umopa_4way_i8i8_to_i32 +// CHECK: "arm_sme.intr.umopa.wide"({{.*}}) <{tile_id = 0 : i32}> : (vector<[16]xi1>, vector<[16]xi1>, vector<[16]xi8>, vector<[16]xi8>) -> () +func.func @arm_sme_umopa_4way_i8i8_to_i32(%vecA: vector<[16]xi8>, %vecB: vector<[16]xi8>) -> vector<[4]x[4]xi32> { + %result = arm_sme.umopa_4way %vecA, %vecB : vector<[16]xi8>, vector<[16]xi8> into vector<[4]x[4]xi32> + return %result : vector<[4]x[4]xi32> +} + +// ----- + +// CHECK-LABEL: arm_sme_umopa_4way_i16i16_to_i64 +// CHECK: "arm_sme.intr.umopa.wide"({{.*}}) <{tile_id = 0 : i32}> : (vector<[8]xi1>, vector<[8]xi1>, vector<[8]xi16>, vector<[8]xi16>) -> () +func.func @arm_sme_umopa_4way_i16i16_to_i64(%vecA: vector<[8]xi16>, %vecB: vector<[8]xi16>) -> vector<[2]x[2]xi64> { + %result = arm_sme.umopa_4way %vecA, %vecB : vector<[8]xi16>, vector<[8]xi16> into vector<[2]x[2]xi64> + return %result : vector<[2]x[2]xi64> +} + +//===----------------------------------------------------------------------===// +// arm_sme.umops_4way +//===----------------------------------------------------------------------===// + +// ----- + +// CHECK-LABEL: arm_sme_umops_4way_i8i8_to_i32 +// CHECK: "arm_sme.intr.umops.wide"({{.*}}) <{tile_id = 0 : i32}> : (vector<[16]xi1>, vector<[16]xi1>, vector<[16]xi8>, vector<[16]xi8>) -> () +func.func @arm_sme_umops_4way_i8i8_to_i32(%vecA: vector<[16]xi8>, %vecB: vector<[16]xi8>) -> vector<[4]x[4]xi32> { + %result = arm_sme.umops_4way %vecA, %vecB : vector<[16]xi8>, vector<[16]xi8> into vector<[4]x[4]xi32> + return %result : vector<[4]x[4]xi32> +} + +// ----- + +// CHECK-LABEL: arm_sme_umops_4way_i16i16_to_i64 +// CHECK: "arm_sme.intr.umops.wide"({{.*}}) <{tile_id = 0 : i32}> : (vector<[8]xi1>, vector<[8]xi1>, vector<[8]xi16>, vector<[8]xi16>) -> () +func.func @arm_sme_umops_4way_i16i16_to_i64(%vecA: vector<[8]xi16>, %vecB: vector<[8]xi16>) -> vector<[2]x[2]xi64> { + %result = arm_sme.umops_4way %vecA, %vecB : vector<[8]xi16>, vector<[8]xi16> into vector<[2]x[2]xi64> + return %result : vector<[2]x[2]xi64> +} + +//===----------------------------------------------------------------------===// +// arm_sme.sumopa_4way +//===----------------------------------------------------------------------===// + +// ----- + +// CHECK-LABEL: arm_sme_sumopa_4way_i8i8_to_i32 +// CHECK: "arm_sme.intr.sumopa.wide"({{.*}}) <{tile_id = 0 : i32}> : (vector<[16]xi1>, vector<[16]xi1>, vector<[16]xi8>, vector<[16]xi8>) -> () +func.func @arm_sme_sumopa_4way_i8i8_to_i32(%vecA: vector<[16]xi8>, %vecB: vector<[16]xi8>) -> vector<[4]x[4]xi32> { + %result = arm_sme.sumopa_4way %vecA, %vecB : vector<[16]xi8>, vector<[16]xi8> into vector<[4]x[4]xi32> + return %result : vector<[4]x[4]xi32> +} + +// ----- + +// CHECK-LABEL: arm_sme_sumopa_4way_i16i16_to_i64 +// CHECK: "arm_sme.intr.sumopa.wide"({{.*}}) <{tile_id = 0 : i32}> : (vector<[8]xi1>, vector<[8]xi1>, vector<[8]xi16>, vector<[8]xi16>) -> () +func.func @arm_sme_sumopa_4way_i16i16_to_i64(%vecA: vector<[8]xi16>, %vecB: vector<[8]xi16>) -> vector<[2]x[2]xi64> { + %result = arm_sme.sumopa_4way %vecA, %vecB : vector<[8]xi16>, vector<[8]xi16> into vector<[2]x[2]xi64> + return %result : vector<[2]x[2]xi64> +} + +//===----------------------------------------------------------------------===// +// arm_sme.sumops_4way +//===----------------------------------------------------------------------===// + +// ----- + +// CHECK-LABEL: arm_sme_sumops_4way_i8i8_to_i32 +// CHECK: "arm_sme.intr.sumops.wide"({{.*}}) <{tile_id = 0 : i32}> : (vector<[16]xi1>, vector<[16]xi1>, vector<[16]xi8>, vector<[16]xi8>) -> () +func.func @arm_sme_sumops_4way_i8i8_to_i32(%vecA: vector<[16]xi8>, %vecB: vector<[16]xi8>) -> vector<[4]x[4]xi32> { + %result = arm_sme.sumops_4way %vecA, %vecB : vector<[16]xi8>, vector<[16]xi8> into vector<[4]x[4]xi32> + return %result : vector<[4]x[4]xi32> +} + +// ----- + +// CHECK-LABEL: arm_sme_sumops_4way_i16i16_to_i64 +// CHECK: "arm_sme.intr.sumops.wide"({{.*}}) <{tile_id = 0 : i32}> : (vector<[8]xi1>, vector<[8]xi1>, vector<[8]xi16>, vector<[8]xi16>) -> () +func.func @arm_sme_sumops_4way_i16i16_to_i64(%vecA: vector<[8]xi16>, %vecB: vector<[8]xi16>) -> vector<[2]x[2]xi64> { + %result = arm_sme.sumops_4way %vecA, %vecB : vector<[8]xi16>, vector<[8]xi16> into vector<[2]x[2]xi64> + return %result : vector<[2]x[2]xi64> +} + +//===----------------------------------------------------------------------===// +// arm_sme.usmopa_4way +//===----------------------------------------------------------------------===// + +// ----- + +// CHECK-LABEL: arm_sme_usmopa_4way_i8i8_to_i32 +// CHECK: "arm_sme.intr.usmopa.wide"({{.*}}) <{tile_id = 0 : i32}> : (vector<[16]xi1>, vector<[16]xi1>, vector<[16]xi8>, vector<[16]xi8>) -> () +func.func @arm_sme_usmopa_4way_i8i8_to_i32(%vecA: vector<[16]xi8>, %vecB: vector<[16]xi8>) -> vector<[4]x[4]xi32> { + %reuslt = arm_sme.usmopa_4way %vecA, %vecB : vector<[16]xi8>, vector<[16]xi8> into vector<[4]x[4]xi32> + return %reuslt : vector<[4]x[4]xi32> +} + +// ----- + +// CHECK-LABEL: arm_sme_usmopa_4way_i16i16_to_i64 +// CHECK: "arm_sme.intr.usmopa.wide"({{.*}}) <{tile_id = 0 : i32}> : (vector<[8]xi1>, vector<[8]xi1>, vector<[8]xi16>, vector<[8]xi16>) -> () +func.func @arm_sme_usmopa_4way_i16i16_to_i64(%vecA: vector<[8]xi16>, %vecB: vector<[8]xi16>) -> vector<[2]x[2]xi64> { + %reuslt = arm_sme.usmopa_4way %vecA, %vecB : vector<[8]xi16>, vector<[8]xi16> into vector<[2]x[2]xi64> + return %reuslt : vector<[2]x[2]xi64> +} + +//===----------------------------------------------------------------------===// +// arm_sme.usmops_4way +//===----------------------------------------------------------------------===// + +// ----- + +// CHECK-LABEL: arm_sme_usmops_4way_i8i8_to_i32 +// CHECK: "arm_sme.intr.usmops.wide"({{.*}}) <{tile_id = 0 : i32}> : (vector<[16]xi1>, vector<[16]xi1>, vector<[16]xi8>, vector<[16]xi8>) -> () +func.func @arm_sme_usmops_4way_i8i8_to_i32(%vecA: vector<[16]xi8>, %vecB: vector<[16]xi8>) -> vector<[4]x[4]xi32> { + %reuslt = arm_sme.usmops_4way %vecA, %vecB : vector<[16]xi8>, vector<[16]xi8> into vector<[4]x[4]xi32> + return %reuslt : vector<[4]x[4]xi32> +} + +// ----- + +// CHECK-LABEL: arm_sme_usmops_4way_i16i16_to_i64 +// CHECK: "arm_sme.intr.usmops.wide"({{.*}}) <{tile_id = 0 : i32}> : (vector<[8]xi1>, vector<[8]xi1>, vector<[8]xi16>, vector<[8]xi16>) -> () +func.func @arm_sme_usmops_4way_i16i16_to_i64(%vecA: vector<[8]xi16>, %vecB: vector<[8]xi16>) -> vector<[2]x[2]xi64> { + %reuslt = arm_sme.usmops_4way %vecA, %vecB : vector<[8]xi16>, vector<[8]xi16> into vector<[2]x[2]xi64> + return %reuslt : vector<[2]x[2]xi64> +} |