diff options
| author | Puyan Lotfi <puyan@puyan.org> | 2018-01-31 22:04:26 +0000 |
|---|---|---|
| committer | Puyan Lotfi <puyan@puyan.org> | 2018-01-31 22:04:26 +0000 |
| commit | 43e94b15ea0c180ebb0fd3e6b697dac4564aaf60 (patch) | |
| tree | f7934a17bdee8aeebc4f8c00769b5fdd6bd1b9ff /llvm/unittests/MI | |
| parent | de07acb9a53066cb9c2a3e4bc4edd7be06db17d1 (diff) | |
| download | llvm-43e94b15ea0c180ebb0fd3e6b697dac4564aaf60.zip llvm-43e94b15ea0c180ebb0fd3e6b697dac4564aaf60.tar.gz llvm-43e94b15ea0c180ebb0fd3e6b697dac4564aaf60.tar.bz2 | |
Followup on Proposal to move MIR physical register namespace to '$' sigil.
Discussed here:
http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html
In preparation for adding support for named vregs we are changing the sigil for
physical registers in MIR to '$' from '%'. This will prevent name clashes of
named physical register with named vregs.
llvm-svn: 323922
Diffstat (limited to 'llvm/unittests/MI')
| -rw-r--r-- | llvm/unittests/MI/LiveIntervalTest.cpp | 12 |
1 files changed, 6 insertions, 6 deletions
diff --git a/llvm/unittests/MI/LiveIntervalTest.cpp b/llvm/unittests/MI/LiveIntervalTest.cpp index 93d41d5..d614c7f 100644 --- a/llvm/unittests/MI/LiveIntervalTest.cpp +++ b/llvm/unittests/MI/LiveIntervalTest.cpp @@ -313,7 +313,7 @@ TEST(LiveIntervalTest, MoveUpValNos) { liveIntervalTest(R"MIR( successors: %bb.1, %bb.2 %0 = IMPLICIT_DEF - S_CBRANCH_VCCNZ %bb.2, implicit undef %vcc + S_CBRANCH_VCCNZ %bb.2, implicit undef $vcc S_BRANCH %bb.1 bb.2: S_NOP 0, implicit %0 @@ -343,10 +343,10 @@ TEST(LiveIntervalTest, MoveOverUndefUse0) { TEST(LiveIntervalTest, MoveOverUndefUse1) { // findLastUseBefore() used by handleMoveUp() must ignore undef operands. liveIntervalTest(R"MIR( - %sgpr0 = IMPLICIT_DEF + $sgpr0 = IMPLICIT_DEF S_NOP 0 - S_NOP 0, implicit undef %sgpr0 - %sgpr0 = IMPLICIT_DEF implicit %sgpr0(tied-def 0) + S_NOP 0, implicit undef $sgpr0 + $sgpr0 = IMPLICIT_DEF implicit $sgpr0(tied-def 0) )MIR", [](MachineFunction &MF, LiveIntervals &LIS) { testHandleMove(MF, LIS, 3, 1); }); @@ -358,7 +358,7 @@ TEST(LiveIntervalTest, SubRegMoveDown) { liveIntervalTest(R"MIR( successors: %bb.1, %bb.2 %0 = IMPLICIT_DEF - S_CBRANCH_VCCNZ %bb.2, implicit undef %vcc + S_CBRANCH_VCCNZ %bb.2, implicit undef $vcc S_BRANCH %bb.1 bb.2: successors: %bb.1 @@ -384,7 +384,7 @@ TEST(LiveIntervalTest, SubRegMoveUp) { successors: %bb.1, %bb.2 undef %0.sub0 = IMPLICIT_DEF %0.sub1 = IMPLICIT_DEF - S_CBRANCH_VCCNZ %bb.2, implicit undef %vcc + S_CBRANCH_VCCNZ %bb.2, implicit undef $vcc S_BRANCH %bb.1 bb.1: S_NOP 0, implicit %0.sub1 |