diff options
| author | Hendrik Greving <hgreving@google.com> | 2022-06-01 13:26:34 -0700 |
|---|---|---|
| committer | Hendrik Greving <hgreving@google.com> | 2022-06-01 13:27:49 -0700 |
| commit | e9d05cc7d82cc828f5bc8f40d3bf00b09885e7ce (patch) | |
| tree | 8e5b0bacba094899c766c23536d8f720d76abf0f /llvm/test/CodeGen/Thumb | |
| parent | 72aca94b9080f1c89b2772b3a2612022525bf0d0 (diff) | |
| download | llvm-e9d05cc7d82cc828f5bc8f40d3bf00b09885e7ce.zip llvm-e9d05cc7d82cc828f5bc8f40d3bf00b09885e7ce.tar.gz llvm-e9d05cc7d82cc828f5bc8f40d3bf00b09885e7ce.tar.bz2 | |
Revert "[ValueTypes] Define MVTs for v128i2/v64i4 as well as i2 and i4."
This reverts commit 430ac5c3029c52e391e584c6d4447e6e361fae99.
Due to failures in Clang tests.
Differential Revision: https://reviews.llvm.org/D125247
Diffstat (limited to 'llvm/test/CodeGen/Thumb')
| -rw-r--r-- | llvm/test/CodeGen/Thumb/srem-seteq-illegal-types.ll | 22 |
1 files changed, 9 insertions, 13 deletions
diff --git a/llvm/test/CodeGen/Thumb/srem-seteq-illegal-types.ll b/llvm/test/CodeGen/Thumb/srem-seteq-illegal-types.ll index 00eed64..a704d7b5 100644 --- a/llvm/test/CodeGen/Thumb/srem-seteq-illegal-types.ll +++ b/llvm/test/CodeGen/Thumb/srem-seteq-illegal-types.ll @@ -33,22 +33,18 @@ define i1 @test_srem_odd(i29 %X) nounwind { define i1 @test_srem_even(i4 %X) nounwind { ; CHECK-LABEL: test_srem_even: ; CHECK: @ %bb.0: -; CHECK-NEXT: lsls r1, r0, #28 -; CHECK-NEXT: asrs r1, r1, #28 -; CHECK-NEXT: movs r2, #3 -; CHECK-NEXT: muls r2, r1, r2 -; CHECK-NEXT: lsrs r1, r2, #31 -; CHECK-NEXT: lsrs r2, r2, #4 -; CHECK-NEXT: adds r1, r2, r1 -; CHECK-NEXT: movs r2, #6 -; CHECK-NEXT: muls r2, r1, r2 -; CHECK-NEXT: subs r0, r0, r2 -; CHECK-NEXT: movs r1, #15 -; CHECK-NEXT: ands r1, r0 +; CHECK-NEXT: .save {r7, lr} +; CHECK-NEXT: push {r7, lr} +; CHECK-NEXT: lsls r0, r0, #28 +; CHECK-NEXT: asrs r0, r0, #28 +; CHECK-NEXT: movs r1, #6 +; CHECK-NEXT: bl __aeabi_idivmod ; CHECK-NEXT: subs r1, r1, #1 ; CHECK-NEXT: rsbs r0, r1, #0 ; CHECK-NEXT: adcs r0, r1 -; CHECK-NEXT: bx lr +; CHECK-NEXT: pop {r7} +; CHECK-NEXT: pop {r1} +; CHECK-NEXT: bx r1 %srem = srem i4 %X, 6 %cmp = icmp eq i4 %srem, 1 ret i1 %cmp |