diff options
| author | Vitaly Buka <vitalybuka@google.com> | 2024-01-08 11:48:45 -0800 |
|---|---|---|
| committer | Vitaly Buka <vitalybuka@google.com> | 2024-01-08 11:48:45 -0800 |
| commit | b2845d6945cf560e26f98128d06b22e85953612d (patch) | |
| tree | 9a868b16f59dd198c831a1e7f3921efd7dc7d745 /llvm/test/CodeGen/RISCV/select-or.ll | |
| parent | c7e4065aad78f77d61be1d1ac674546cc62208d1 (diff) | |
| parent | e7655ad605d77e206ec94b2cef59c41a508edba7 (diff) | |
| download | llvm-b2845d6945cf560e26f98128d06b22e85953612d.zip llvm-b2845d6945cf560e26f98128d06b22e85953612d.tar.gz llvm-b2845d6945cf560e26f98128d06b22e85953612d.tar.bz2 | |
[𝘀𝗽𝗿] changes introduced through rebaseusers/vitalybuka/spr/main.msan-unwind-stack-before-fatal-reports
Created using spr 1.3.4
[skip ci]
Diffstat (limited to 'llvm/test/CodeGen/RISCV/select-or.ll')
| -rw-r--r-- | llvm/test/CodeGen/RISCV/select-or.ll | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/llvm/test/CodeGen/RISCV/select-or.ll b/llvm/test/CodeGen/RISCV/select-or.ll index d378bb4..20a5ec1 100644 --- a/llvm/test/CodeGen/RISCV/select-or.ll +++ b/llvm/test/CodeGen/RISCV/select-or.ll @@ -44,10 +44,10 @@ define signext i32 @if_of_or(i1 zeroext %a, i1 zeroext %b) nounwind { ; RV32I-NEXT: # %bb.1: ; RV32I-NEXT: bnez a1, .LBB1_3 ; RV32I-NEXT: # %bb.2: # %if.else -; RV32I-NEXT: call neither@plt +; RV32I-NEXT: call neither ; RV32I-NEXT: j .LBB1_4 ; RV32I-NEXT: .LBB1_3: # %if.then -; RV32I-NEXT: call either@plt +; RV32I-NEXT: call either ; RV32I-NEXT: .LBB1_4: # %if.end ; RV32I-NEXT: lw ra, 12(sp) # 4-byte Folded Reload ; RV32I-NEXT: addi sp, sp, 16 @@ -61,10 +61,10 @@ define signext i32 @if_of_or(i1 zeroext %a, i1 zeroext %b) nounwind { ; RV64I-NEXT: # %bb.1: ; RV64I-NEXT: bnez a1, .LBB1_3 ; RV64I-NEXT: # %bb.2: # %if.else -; RV64I-NEXT: call neither@plt +; RV64I-NEXT: call neither ; RV64I-NEXT: j .LBB1_4 ; RV64I-NEXT: .LBB1_3: # %if.then -; RV64I-NEXT: call either@plt +; RV64I-NEXT: call either ; RV64I-NEXT: .LBB1_4: # %if.end ; RV64I-NEXT: ld ra, 8(sp) # 8-byte Folded Reload ; RV64I-NEXT: addi sp, sp, 16 |