aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/IRReader
diff options
context:
space:
mode:
authorPhilip Reames <listmail@philipreames.com>2019-11-21 10:44:13 -0800
committerPhilip Reames <listmail@philipreames.com>2019-11-21 10:46:16 -0800
commitaaea24802bf5de0420f1ef5f3660a9765e23dea8 (patch)
tree95393e40d8833c969d1d340916c50e93c7c6aa48 /llvm/lib/IRReader
parentd9426c3360895f265a19e25e2d2bae3348ad9ce8 (diff)
downloadllvm-aaea24802bf5de0420f1ef5f3660a9765e23dea8.zip
llvm-aaea24802bf5de0420f1ef5f3660a9765e23dea8.tar.gz
llvm-aaea24802bf5de0420f1ef5f3660a9765e23dea8.tar.bz2
Broaden the definition of a "widenable branch"
As a reminder, a "widenable branch" is the pattern "br i1 (and i1 X, WC()), label %taken, label %untaken" where "WC" is the widenable condition intrinsics. The semantics of such a branch (derived from the semantics of WC) is that a new condition can be added into the condition arbitrarily without violating legality. Broaden the definition in two ways: Allow swapped operands to the br (and X, WC()) form Allow widenable branch w/trivial condition (i.e. true) which takes form of br i1 WC() The former is just general robustness (e.g. for X = non-instruction this is what instcombine produces). The later is specifically important as partial unswitching of a widenable range check produces exactly this form above the loop. Differential Revision: https://reviews.llvm.org/D70502
Diffstat (limited to 'llvm/lib/IRReader')
0 files changed, 0 insertions, 0 deletions