diff options
author | Akshat Oke <Akshat.Oke@amd.com> | 2025-03-10 08:21:23 +0000 |
---|---|---|
committer | Akshat Oke <Akshat.Oke@amd.com> | 2025-03-11 06:40:15 +0000 |
commit | f69e5dfb01417855c0c71f55374942d52d905e80 (patch) | |
tree | 7e63fa0fb9e9583f1c36cdc62a43622fe573616b | |
parent | a4ebecd03e26d4677450933e7847765dd9626ed3 (diff) | |
download | llvm-users/optimisan/amdgpu-support-regalloc-options.zip llvm-users/optimisan/amdgpu-support-regalloc-options.tar.gz llvm-users/optimisan/amdgpu-support-regalloc-options.tar.bz2 |
add unreachable to prevent no-return warningsusers/optimisan/amdgpu-support-regalloc-options
-rw-r--r-- | llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp b/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp index 6860b22..1167465 100644 --- a/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp +++ b/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp @@ -2186,6 +2186,7 @@ AMDGPUCodeGenPassBuilder::getRAOptionsForPhase(RegAllocPhase Phase) const { return RA_OPTIONS(onlyAllocateVGPRs, "vgpr", true); } + llvm_unreachable("invalid phase value"); #undef RA_OPTIONS } |