aboutsummaryrefslogtreecommitdiff
BranchCommit messageAuthorAge
main[RISCV] Simplify some code in unpackFromMemLoc. NFCCraig Topper83 min.
users/alexey-bataev/spr/slpinitial-support-for-non-power-of-2-but-still-whole-register-number-of-elements-in-operands-1Rebase, address commentsAlexey Bataev8 hours
users/arsenm/amdgpu-add-noalias-addrspace-autoupgrade-atomic-intrinsicsAMDGPU: Add noalias.addrspace metadata when autoupgrading atomic intrinsicsMatt Arsenault13 hours
users/arsenm/noalias-addrspace-metadataAdd another commentMatt Arsenault11 hours
users/bogner/sprdirectx-lower-llvmdxtypedbufferload-to-dxil-opsRework to match llvm/wg-hlsl#59Justin Bogner4 hours
users/bogner/sprmain.directx-lower-llvmdxtypedbufferload-to-dxil-ops[𝘀𝗽𝗿] changes introduced through rebaseMircea Trofin4 hours
users/chbarto/test_onedllset the C runtime linkage to /MD only for sanitizer_common, interception, and...Charlie Barto11 hours
users/krzysz00/nvvm-range-plumbing[mlir][GPU] Plumb range information through the NVVM lowteringsKrzysztof Drewniak5 hours
users/krzysz00/refactor-range-attributes-rocdl[mlir][LLVM] Refactor how range() annotations are handled for ROCDL intrinsicsKrzysztof Drewniak5 hours
users/mtrofin/09-05-_ctx_prof_insert_the_ctx_prof_flattener_after_the_module_inliner[ctx_prof] Insert the ctx prof flattener after the module inlinerMircea Trofin87 min.
[...]
 
TagDownloadAuthorAge
llvmorg-19.1.0-rc4llvmorg-19.1.0-rc4.zip  llvmorg-19.1.0-rc4.tar.gz  llvmorg-19.1.0-rc4.tar.bz2  Tobias Hieta4 days
llvmorg-19.1.0-rc3llvmorg-19.1.0-rc3.zip  llvmorg-19.1.0-rc3.tar.gz  llvmorg-19.1.0-rc3.tar.bz2  Tobias Hieta3 weeks
llvmorg-19.1.0-rc2llvmorg-19.1.0-rc2.zip  llvmorg-19.1.0-rc2.tar.gz  llvmorg-19.1.0-rc2.tar.bz2  Tobias Hieta5 weeks
llvmorg-19.1.0-rc1llvmorg-19.1.0-rc1.zip  llvmorg-19.1.0-rc1.tar.gz  llvmorg-19.1.0-rc1.tar.bz2  Tobias Hieta6 weeks
llvmorg-20-initllvmorg-20-init.zip  llvmorg-20-init.tar.gz  llvmorg-20-init.tar.bz2  Tobias Hieta7 weeks
llvmorg-18.1.8llvmorg-18.1.8.zip  llvmorg-18.1.8.tar.gz  llvmorg-18.1.8.tar.bz2  Tom Stellard3 months
llvmorg-18.1.7llvmorg-18.1.7.zip  llvmorg-18.1.7.tar.gz  llvmorg-18.1.7.tar.bz2  Tom Stellard3 months
llvmorg-18.1.6llvmorg-18.1.6.zip  llvmorg-18.1.6.tar.gz  llvmorg-18.1.6.tar.bz2  Tom Stellard4 months
llvmorg-18.1.5llvmorg-18.1.5.zip  llvmorg-18.1.5.tar.gz  llvmorg-18.1.5.tar.bz2  Tom Stellard4 months
llvmorg-18.1.4llvmorg-18.1.4.zip  llvmorg-18.1.4.tar.gz  llvmorg-18.1.4.tar.bz2  Tom Stellard5 months
[...]
 
AgeCommit messageAuthorFilesLines
2024-02-02[mlir] Start moving some builtin type formats to the dialectusers/zero9178/simplify-builtin-parsingMarkus Böck11-289/+249
2024-02-02clang-formatusers/zero9178/qualified-traitMarkus Böck1-1/+2
2024-02-02[mlir] Add `Print(Attr|Type)Qualified` traitMarkus Böck8-13/+80
2024-02-01[Clang][AArch64] Add ACLE macros for FEAT_PAuth_LR (#80163)Lucas Duarte Prates3-0/+43
2024-02-01[flang][HLFIR] Relax verifiers of intrinsic operations (#80132)Tom Eccles3-29/+90
2024-02-01[bazel] Fix a typo from e7d40a87ff230528131541f6ac17a2e1a7dc78e1Benjamin Kramer1-1/+1
2024-02-01[llvm-exegesis] Replace --num-repetitions with --min-instructions (#77153)Aiden Grossman10-35/+46
2024-02-01[bazel] Put back the pieces of TableGenGlobalISel that unittests depend onBenjamin Kramer1-13/+42
2024-02-01[bazel] Merge TableGenGlobalISel into the tablegen targetBenjamin Kramer1-28/+2
2024-02-01[bazel] Add missing header for 7ec996d4c5c30083b070be4898140440094e6b97Benjamin Kramer1-0/+1
[...]
generated by cgit v1.1 at 2024-09-07 04:37:27 +0000