aboutsummaryrefslogtreecommitdiff
BranchCommit messageAuthorAge
main[RISCV] Simplify some code in unpackFromMemLoc. NFCCraig Topper25 min.
users/alexey-bataev/spr/slpinitial-support-for-non-power-of-2-but-still-whole-register-number-of-elements-in-operands-1Rebase, address commentsAlexey Bataev7 hours
users/arsenm/amdgpu-add-noalias-addrspace-autoupgrade-atomic-intrinsicsAMDGPU: Add noalias.addrspace metadata when autoupgrading atomic intrinsicsMatt Arsenault12 hours
users/arsenm/noalias-addrspace-metadataAdd another commentMatt Arsenault10 hours
users/bogner/sprdirectx-lower-llvmdxtypedbufferload-to-dxil-opsRework to match llvm/wg-hlsl#59Justin Bogner3 hours
users/bogner/sprmain.directx-lower-llvmdxtypedbufferload-to-dxil-ops[𝘀𝗽𝗿] changes introduced through rebaseMircea Trofin3 hours
users/chbarto/test_onedllset the C runtime linkage to /MD only for sanitizer_common, interception, and...Charlie Barto10 hours
users/krzysz00/nvvm-range-plumbing[mlir][GPU] Plumb range information through the NVVM lowteringsKrzysztof Drewniak4 hours
users/krzysz00/refactor-range-attributes-rocdl[mlir][LLVM] Refactor how range() annotations are handled for ROCDL intrinsicsKrzysztof Drewniak4 hours
users/mtrofin/09-05-_ctx_prof_insert_the_ctx_prof_flattener_after_the_module_inliner[ctx_prof] Insert the ctx prof flattener after the module inlinerMircea Trofin30 min.
[...]
 
TagDownloadAuthorAge
llvmorg-19.1.0-rc4llvmorg-19.1.0-rc4.zip  llvmorg-19.1.0-rc4.tar.gz  llvmorg-19.1.0-rc4.tar.bz2  Tobias Hieta4 days
llvmorg-19.1.0-rc3llvmorg-19.1.0-rc3.zip  llvmorg-19.1.0-rc3.tar.gz  llvmorg-19.1.0-rc3.tar.bz2  Tobias Hieta3 weeks
llvmorg-19.1.0-rc2llvmorg-19.1.0-rc2.zip  llvmorg-19.1.0-rc2.tar.gz  llvmorg-19.1.0-rc2.tar.bz2  Tobias Hieta5 weeks
llvmorg-19.1.0-rc1llvmorg-19.1.0-rc1.zip  llvmorg-19.1.0-rc1.tar.gz  llvmorg-19.1.0-rc1.tar.bz2  Tobias Hieta6 weeks
llvmorg-20-initllvmorg-20-init.zip  llvmorg-20-init.tar.gz  llvmorg-20-init.tar.bz2  Tobias Hieta7 weeks
llvmorg-18.1.8llvmorg-18.1.8.zip  llvmorg-18.1.8.tar.gz  llvmorg-18.1.8.tar.bz2  Tom Stellard3 months
llvmorg-18.1.7llvmorg-18.1.7.zip  llvmorg-18.1.7.tar.gz  llvmorg-18.1.7.tar.bz2  Tom Stellard3 months
llvmorg-18.1.6llvmorg-18.1.6.zip  llvmorg-18.1.6.tar.gz  llvmorg-18.1.6.tar.bz2  Tom Stellard4 months
llvmorg-18.1.5llvmorg-18.1.5.zip  llvmorg-18.1.5.tar.gz  llvmorg-18.1.5.tar.bz2  Tom Stellard4 months
llvmorg-18.1.4llvmorg-18.1.4.zip  llvmorg-18.1.4.tar.gz  llvmorg-18.1.4.tar.bz2  Tom Stellard5 months
[...]
 
AgeCommit messageAuthorFilesLines
2023-12-23[𝘀𝗽𝗿] changes introduced through rebaseusers/vitalybuka/spr/main.sanitizers-optimize-locking-stackdepotbase-for-fork-1Vitaly Buka2-2/+2
2023-12-23[mlir][doc] Escape effects, interfaces, and traits (#76297)Rik Huijzer2-6/+12
2023-12-23[LiveDebugValues][nfc] Reduce memory usage of InstrRef (#76051)Felipe de Azevedo Piovezan3-61/+80
2023-12-23[ConstraintElim] Add (UGE, var, 0) to unsigned system for new vars. (#76262)Florian Hahn20-138/+90
2023-12-23DAG: Handle equal size element build_vector promotion (#76213)Matt Arsenault1-3/+7
2023-12-23[libc++][modules] Fixes C++20 build errors.Mark de Wever1-0/+4
2023-12-23[libc++] Optimize std::find if types are integral and have the same signednes...Nikolas Klauser2-0/+61
2023-12-22[NFC][sanitizer] Rename Lock{Before,After}Fork suffixes locking StackDepotBas...Vitaly Buka11-86/+109
2023-12-22[clang-format] Fix operator overload inconsistency in `BreakAfterAttributes: ...XDeme2-11/+22
2023-12-22[clang-format] Fix a bug in annotating function declaration names (#76206)Owen Pan2-1/+9
[...]
generated by cgit v1.1 at 2024-09-07 03:39:52 +0000