aboutsummaryrefslogtreecommitdiff
path: root/sysdeps/x86
AgeCommit message (Expand)AuthorFilesLines
2021-12-29x86-64: Add vector expm1/expm1f implementation to libmvecSunil K Pandey2-0/+8
2021-12-29x86-64: Add vector cosh/coshf implementation to libmvecSunil K Pandey2-0/+8
2021-12-29x86-64: Add vector exp10/exp10f implementation to libmvecSunil K Pandey2-0/+8
2021-12-29x86-64: Add vector exp2/exp2f implementation to libmvecSunil K Pandey2-0/+8
2021-12-29x86-64: Add vector hypot/hypotf implementation to libmvecSunil K Pandey2-0/+8
2021-12-29x86-64: Add vector asin/asinf implementation to libmvecSunil K Pandey2-0/+8
2021-12-29x86-64: Add vector atan/atanf implementation to libmvecSunil K Pandey2-0/+8
2021-12-28elf: Add _dl_find_object functionFlorian Weimer1-0/+29
2021-12-28Remove atomic-machine.h atomic typedefsAdhemerval Zanella1-33/+7
2021-12-22x86-64: Add vector acos/acosf implementation to libmvecSunil K Pandey2-0/+8
2021-12-17elf: Fix tst-cpu-features-cpuinfo for KVM guests on some AMD systems [BZ #28704]Aurelien Jarno1-1/+8
2021-12-10x86-64: Remove LD_PREFER_MAP_32BIT_EXEC support [BZ #28656]H.J. Lu2-8/+0
2021-12-09nptl: Add <thread_pointer.h> for defining __thread_pointerFlorian Weimer1-0/+38
2021-12-06x86: Don't set Prefer_No_AVX512 for processors with AVX512 and AVX-VNNIH.J. Lu1-2/+5
2021-11-06x86: Double size of ERMS rep_movsb_threshold in dl-cacheinfo.hNoah Goldstein2-14/+20
2021-11-02i386: Explain why __HAVE_64B_ATOMICS has to be 0Florian Weimer1-0/+4
2021-11-01x86-64: Remove Prefer_AVX2_STRCMPH.J. Lu3-11/+0
2021-10-11elf: Remove Intel MPX support (lazy PLT, ld.so profile, and LD_AUDIT)Fangrui Song1-5/+5
2021-10-08x86: Modify ENTRY in sysdep.h so that p2align can be specifiedNoah Goldstein1-2/+5
2021-10-07Initial support for GNU_PROPERTY_1_NEEDEDH.J. Lu2-5/+16
2021-09-24Fix sysdeps/x86/fpu/s_ffma.c for 32-bit FMA processor caseJoseph Myers1-2/+6
2021-09-23Fix ffma use of round-to-odd on x86Joseph Myers1-0/+46
2021-09-03Remove "Contributed by" linesSiddhesh Poyarekar4-5/+0
2021-08-31configure: Allow LD to be LLD 13.0.0 or above [BZ #26558]Fangrui Song1-0/+4
2021-08-19x86: fix Autoconf caching of instruction support checks [BZ #27991]Matt Whitlock2-37/+53
2021-07-28x86-64: Add Avoid_Short_Distance_REP_MOVSBH.J. Lu4-0/+20
2021-07-23x86: Install <bits/platform/x86.h> [BZ #27958]H.J. Lu12-553/+557
2021-07-23Fix build and tests with --disable-tunablesSiddhesh Poyarekar1-2/+6
2021-07-19elf: Fix tst-cpu-features-cpuinfo on some AMD systems (BZ #28090)Adhemerval Zanella3-1/+16
2021-07-01x86: Check RTM_ALWAYS_ABORT for RTM [BZ #28033]H.J. Lu5-6/+11
2021-06-24x86: Fix tst-cpu-features-cpuinfo on Ryzen 9 (BZ #27873)Adhemerval Zanella3-4/+34
2021-06-23x86: Copy IBT and SHSTK usable only if CET is enabledH.J. Lu1-2/+5
2021-06-03dlfcn: Cleanups after -ldl is no longer requiredFlorian Weimer1-11/+2
2021-05-24Properly check stack alignment [BZ #27901]H.J. Lu1-0/+28
2021-05-03x86: Set rep_movsb_threshold to 2112 on processors with FSRMH.J. Lu1-0/+4
2021-04-22x86: tst-cpu-features-supports.c: Update AMX checkH.J. Lu1-3/+3
2021-04-21nptl: Remove longjmp, siglongjmp from libpthreadFlorian Weimer1-71/+0
2021-03-30Move __isnanf128 to libc.soSiddhesh Poyarekar1-0/+1
2021-03-29x86: Add string/memory function tests in RTM regionH.J. Lu12-0/+618
2021-03-29x86: Set Prefer_No_VZEROUPPER and add Prefer_AVX2_STRCMPH.J. Lu3-2/+21
2021-03-29x86: Properly disable XSAVE related features [BZ #27605]H.J. Lu2-0/+56
2021-03-24elf: Fix not compiling ifunc tests that need gcc ifunc supportSamuel Thibault1-0/+2
2021-03-15Build get-cpuid-feature-leaf.c without stack-protector [BZ #27555]Siddhesh Poyarekar2-0/+4
2021-03-15x86: Handle _SC_LEVEL1_ICACHE_LINESIZE [BZ #27444]H.J. Lu7-0/+79
2021-03-06x86: Set minimum x86-64 level marker [BZ #27318]H.J. Lu3-11/+58
2021-03-02x86: Add CPU-specific diagnostics to ld.so --list-diagnosticsFlorian Weimer2-0/+120
2021-03-02x86: Automate generation of PREFERRED_FEATURE_INDEX_1 bitfieldFlorian Weimer2-34/+51
2021-02-22x86: Use x86/nptl/pthreaddef.hH.J. Lu1-0/+49
2021-02-22x86: Remove unused variables for raw cache sizes from cacheinfo.hFlorian Weimer1-12/+0
2021-02-22<bits/platform/x86.h>: Correct x86_cpu_TBMH.J. Lu1-1/+1