aboutsummaryrefslogtreecommitdiff
path: root/manual/examples/filesrv.c
diff options
context:
space:
mode:
authorH.J. Lu <hjl.tools@gmail.com>2021-06-30 10:47:06 -0700
committerH.J. Lu <hjl.tools@gmail.com>2022-02-01 07:27:53 -0800
commit071e2bdd850de9387b22b387f5f42e5c7d6668de (patch)
treeb6b530de290c1a903898ed115ef861fad18bcf64 /manual/examples/filesrv.c
parent25ed98a8827c083c8241cf9b5e2d2ec81c9dbe6f (diff)
downloadglibc-071e2bdd850de9387b22b387f5f42e5c7d6668de.zip
glibc-071e2bdd850de9387b22b387f5f42e5c7d6668de.tar.gz
glibc-071e2bdd850de9387b22b387f5f42e5c7d6668de.tar.bz2
x86: Check RTM_ALWAYS_ABORT for RTM [BZ #28033]
From https://www.intel.com/content/www/us/en/support/articles/000059422/processors.html * Intel TSX will be disabled by default. * The processor will force abort all Restricted Transactional Memory (RTM) transactions by default. * A new CPUID bit CPUID.07H.0H.EDX[11](RTM_ALWAYS_ABORT) will be enumerated, which is set to indicate to updated software that the loaded microcode is forcing RTM abort. * On processors that enumerate support for RTM, the CPUID enumeration bits for Intel TSX (CPUID.07H.0H.EBX[11] and CPUID.07H.0H.EBX[4]) continue to be set by default after microcode update. * Workloads that were benefited from Intel TSX might experience a change in performance. * System software may use a new bit in Model-Specific Register (MSR) 0x10F TSX_FORCE_ABORT[TSX_CPUID_CLEAR] functionality to clear the Hardware Lock Elision (HLE) and RTM bits to indicate to software that Intel TSX is disabled. 1. Add RTM_ALWAYS_ABORT to CPUID features. 2. Set RTM usable only if RTM_ALWAYS_ABORT isn't set. This skips the string/tst-memchr-rtm etc. testcases on the affected processors, which always fail after a microcde update. 3. Check RTM feature, instead of usability, against /proc/cpuinfo. This fixes BZ #28033. (cherry picked from commit ea8e465a6b8d0f26c72bcbe453a854de3abf68ec)
Diffstat (limited to 'manual/examples/filesrv.c')
0 files changed, 0 insertions, 0 deletions