aboutsummaryrefslogtreecommitdiff
path: root/ChangeLog
diff options
context:
space:
mode:
authorH.J. Lu <hjl.tools@gmail.com>2016-10-12 08:22:52 -0700
committerH.J. Lu <hjl.tools@gmail.com>2016-10-12 08:22:52 -0700
commit6a824767d8948faf10d8d3a602eb4f2a59431601 (patch)
tree6fa7dda22dd49a3d56669787de0bea6daa1f9b82 /ChangeLog
parent5e9d98a3d9eec0a18e6875f6e86a3886fbb7e543 (diff)
downloadglibc-6a824767d8948faf10d8d3a602eb4f2a59431601.zip
glibc-6a824767d8948faf10d8d3a602eb4f2a59431601.tar.gz
glibc-6a824767d8948faf10d8d3a602eb4f2a59431601.tar.bz2
X86: Don't assert on older Intel CPUs [BZ #20647]
Since the maximum CPUID level of older Intel CPUs is 1, change handle_intel to return -1, instead of assert, when the maximum CPUID level is less than 2. [BZ #20647] * sysdeps/x86/cacheinfo.c (handle_intel): Return -1 if the maximum CPUID level is less than 2.
Diffstat (limited to 'ChangeLog')
-rw-r--r--ChangeLog6
1 files changed, 6 insertions, 0 deletions
diff --git a/ChangeLog b/ChangeLog
index d129219..81dd89f 100644
--- a/ChangeLog
+++ b/ChangeLog
@@ -1,3 +1,9 @@
+2016-10-12 H.J. Lu <hongjiu.lu@intel.com>
+
+ [BZ #20647]
+ * sysdeps/x86/cacheinfo.c (handle_intel): Return -1 if the
+ maximum CPUID level is less than 2.
+
2016-10-12 Joseph Myers <joseph@codesourcery.com>
* math/bits/mathcalls.h [__GLIBC_USE (IEC_60559_BFP_EXT)]