| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2021-05-04 | sim: add support for build-time ar & ranlib | Mike Frysinger | 2 | -2/+14 |
| 2021-05-01 | sim: nrun: add local strsignal prototype | Mike Frysinger | 3 | -2/+12 |
| 2021-04-26 | sim: enable hardware support by default | Mike Frysinger | 4 | -5/+120 |
| 2021-04-22 | Do not check for sys/time.h or sys/times.h | Tom Tromey | 3 | -14/+6 |
| 2021-04-22 | Require GNU make | Tom Tromey | 2 | -67/+6 |
| 2021-04-21 | sim: regen against sim/m4/ | Mike Frysinger | 2 | -9/+13 |
| 2021-04-21 | sim: use -Werror when probing for supported warning flags | Simon Marchi | 2 | -1/+5 |
| 2021-04-18 | sim: switch to AC_CHECK_HEADERS_ONCE | Mike Frysinger | 1 | -52/+47 |
| 2021-04-18 | sim: switch to AC_CHECK_FUNCS_ONCE & merge a little | Mike Frysinger | 2 | -25/+52 |
| 2021-04-12 | sim: cgen: move cgen_cpu_max_extra_bytes logic into the common code | Mike Frysinger | 2 | -1/+5 |
| 2021-04-03 | sim: example-synacor: a simple implementation for reference | Mike Frysinger | 11 | -0/+15580 |
 |
index : rocket-tools/riscv-gnu-toolchain/gdb.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |