aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2021-05-18config: delete unused sim macrosMike Frysinger2-102/+4
2021-05-18RISC-V: PR27814, Objdump crashes when disassembling a non-ELF RISC-V binary.Job Noorman2-10/+20
2021-05-18Automatic date update in version.inGDB Administrator1-1/+1
2021-05-17Rename dwarf2/comp-unit.hTom Tromey8-8/+18
2021-05-17Change dwarf2_cu marking to use methodsTom Tromey4-81/+93
2021-05-17Move some dwarf2_cu methods to new fileTom Tromey4-67/+98
2021-05-17Move dwarf2_cu to new header fileTom Tromey4-244/+279
2021-05-17gdb: additional settings for emacs in .dir-locals.elAndrew Burgess6-3/+27
2021-05-17Avoid crash with GCC trunkTom Tromey2-0/+8
2021-05-17Fix ubsan buildTom Tromey2-3/+8
2021-05-17Fix buffer underflow in add_pathTom Tromey2-0/+5
2021-05-17Change how dwarf2_per_cu_data is deletedTom Tromey3-20/+61
2021-05-17Replace sort_tu_by_abbrev_offset with operator<Tom Tromey2-11/+13
2021-05-17gdb/testsuite: rename .py.in files to .pySimon Marchi5-3/+10
2021-05-17gdb: add pyproject.tomlSimon Marchi6-99/+117
2021-05-17gdb: add cmd_list_element::is_command_class_helpSimon Marchi5-21/+22
2021-05-17gdb: add cmd_list_element::is_prefixSimon Marchi11-31/+37
2021-05-17gdb: add cmd_list_element::is_aliasSimon Marchi5-12/+20
2021-05-17gdb: rename cmd_list_element::cmd_pointer to targetSimon Marchi5-44/+50
2021-05-17gdb: rename cmd_list_element::prefixlist to subcommandsSimon Marchi13-87/+94
2021-05-17gdb: don't handle old == nullptr in add_alias_cmdSimon Marchi2-12/+5
2021-05-17gdb: move cmd_list_element::prefixname to cli/cli-decode.cSimon Marchi3-14/+25
2021-05-17arm: Fix bugs with MVE vmov from two GPRs to vector lanesAlex Coplan7-5/+354
2021-05-17gdb/fortran: test case modified to suit the clang behavior.Bhuvanendra Kumar N2-3/+14
2021-05-17sim: fully merge sim_state_base into sim_stateMike Frysinger43-93/+154
2021-05-17sim: riscv: invert sim_state storageMike Frysinger4-12/+22
2021-05-17sim: h8300: invert sim_state storageMike Frysinger3-11/+32
2021-05-17sim: mips: invert sim_state storageMike Frysinger5-27/+27
2021-05-17sim: avr: invert sim_state storageMike Frysinger3-11/+23
2021-05-17sim: cgen: invert sim_state storage for cgen portsMike Frysinger17-74/+49
2021-05-17sim: bfin: invert sim_state storageMike Frysinger3-9/+12
2021-05-17sim: invert sim_state storageMike Frysinger33-124/+143
2021-05-16sim: install library header filesMike Frysinger3-37/+78
2021-05-16sim: switch config.h usage to defs.hMike Frysinger302-169/+923
2021-05-17Automatic date update in version.inGDB Administrator1-1/+1
2021-05-16CTF: handle forward reference typeWeimin Pan5-27/+562
2021-05-16sim: riscv: move __int128 check to configureMike Frysinger96-63/+596
2021-05-16Automatic date update in version.inGDB Administrator1-1/+1
2021-05-15sim: ppc: clean up various warningsMike Frysinger22-54/+122
2021-05-15sim: switch to libiberty environ.hMike Frysinger4-24/+18
2021-05-15process_cu_tu_indexAlan Modra2-27/+14
2021-05-15display_gdb_indexAlan Modra2-11/+12
2021-05-15display_debug_namesAlan Modra2-15/+35
2021-05-15display_debug_framesAlan Modra2-103/+114
2021-05-15read_cieAlan Modra2-1/+17
2021-05-15display_debug_rangesAlan Modra2-10/+12
2021-05-15display_debug_rnglists_listAlan Modra2-1/+5
2021-05-15display_debug_str_offsetsAlan Modra2-2/+7
2021-05-15display_debug_arangesAlan Modra2-18/+21
2021-05-15display_loc_listAlan Modra2-7/+18