aboutsummaryrefslogtreecommitdiff
path: root/sim
diff options
context:
space:
mode:
authorJoyce Janczyn <janczyn@cygnus>1998-03-24 20:08:00 +0000
committerJoyce Janczyn <janczyn@cygnus>1998-03-24 20:08:00 +0000
commit0543ebbb263f557d9cdfdd312b2e672b365dc6ef (patch)
tree850912742016db69da2743aba7ad8d7bd49a465b /sim
parent7986ea13239271b8a8c82c43158e00e5cb19b4ac (diff)
downloadgdb-0543ebbb263f557d9cdfdd312b2e672b365dc6ef.zip
gdb-0543ebbb263f557d9cdfdd312b2e672b365dc6ef.tar.gz
gdb-0543ebbb263f557d9cdfdd312b2e672b365dc6ef.tar.bz2
Header file required by igen generated files.
Diffstat (limited to 'sim')
-rw-r--r--sim/mn10300/sim-main.h96
1 files changed, 96 insertions, 0 deletions
diff --git a/sim/mn10300/sim-main.h b/sim/mn10300/sim-main.h
new file mode 100644
index 0000000..fb8cb33
--- /dev/null
+++ b/sim/mn10300/sim-main.h
@@ -0,0 +1,96 @@
+/* This file is part of the program psim.
+
+ Copyright (C) 1994-1997, Andrew Cagney <cagney@highland.com.au>
+ Copyright (C) 1997, Free Software Foundation
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License as published by
+ the Free Software Foundation; either version 2 of the License, or
+ (at your option) any later version.
+
+ This program is distributed in the hope that it will be useful,
+ but WITHOUT ANY WARRANTY; without even the implied warranty of
+ MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ GNU General Public License for more details.
+
+ You should have received a copy of the GNU General Public License
+ along with this program; if not, write to the Free Software
+ Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
+
+ */
+
+
+#ifndef _SIM_MAIN_H_
+#define _SIM_MAIN_H_
+
+#define WITH_CORE
+#define WITH_WATCHPOINTS 1
+
+#include "sim-basics.h"
+#include "sim-signal.h"
+
+#include <signal.h> /* For kill() in insns:do_trap */
+
+#include <errno.h>
+#ifdef HAVE_UNISTD_H
+#include <unistd.h>
+#endif
+
+/* These are generated files. */
+#include "itable.h"
+#include "idecode.h"
+#include "idecode.h"
+
+typedef instruction_address sim_cia;
+static const sim_cia null_cia = {0}; /* Dummy */
+#define NULL_CIA null_cia
+/* FIXME: Perhaps igen should generate access macros for
+ `instruction_address' that we could use. */
+/*#define CIA_ADDR(cia) ((cia).ip) this is from tic80, doesn't work for mn10300*/
+
+#define WITH_WATCHPOINTS 1
+
+#include "sim-base.h"
+
+#include "mn10300_sim.h"
+
+/* Bring data in from the cold */
+
+#define IMEM8(EA) \
+(sim_core_read_aligned_1(STATE_CPU(sd, 0), EA, exec_map, (EA)))
+
+#define IMEM8_IMMED(EA, N) \
+(sim_core_read_aligned_1(STATE_CPU(sd, 0), EA, exec_map, (EA) + (N)))
+
+
+#define CIA_GET(CPU) ((CPU)->cia)
+#define CIA_SET(CPU,VAL) ((CPU)->cia = (VAL))
+
+
+struct _sim_cpu {
+ sim_event *pending_nmi;
+ sim_cia cia;
+ sim_cpu_base base;
+};
+
+
+struct sim_state {
+
+ /* the processors proper */
+ sim_cpu cpu;
+#define STATE_CPU(sd, n) (&(sd)->cpu)
+
+ /* The base class. */
+ sim_state_base base;
+
+};
+
+/* For compatibility, until all functions converted to passing
+ SIM_DESC as an argument */
+extern SIM_DESC simulator;
+
+/* (re) initialize the simulator */
+
+extern void engine_init(SIM_DESC sd);
+
+#endif