aboutsummaryrefslogtreecommitdiff
path: root/sim/mips/sim-main.h
diff options
context:
space:
mode:
authorJim Blandy <jimb@codesourcery.com>2001-04-12 14:53:20 +0000
committerJim Blandy <jimb@codesourcery.com>2001-04-12 14:53:20 +0000
commitc0efbca4a368289fc4a8cc9a050668d06c07a46d (patch)
treed014b3062f6dea1fc52fc7b76b1879e149764600 /sim/mips/sim-main.h
parent8cc32590ddd485f534acad9b6a3b792e0c8280bf (diff)
downloadgdb-c0efbca4a368289fc4a8cc9a050668d06c07a46d.zip
gdb-c0efbca4a368289fc4a8cc9a050668d06c07a46d.tar.gz
gdb-c0efbca4a368289fc4a8cc9a050668d06c07a46d.tar.bz2
* mips.igen (CFC1, CTC1): Pass the correct register numbers to
PENDING_FILL. Use PENDING_SCHED directly to handle the pending set of the FCSR. * sim-main.h (COCIDX): Remove definition; this isn't supported by PENDING_FILL, and you can get the intended effect gracefully by calling PENDING_SCHED directly.
Diffstat (limited to 'sim/mips/sim-main.h')
-rw-r--r--sim/mips/sim-main.h1
1 files changed, 0 insertions, 1 deletions
diff --git a/sim/mips/sim-main.h b/sim/mips/sim-main.h
index 3ccd4a9..8a1b7f7 100644
--- a/sim/mips/sim-main.h
+++ b/sim/mips/sim-main.h
@@ -405,7 +405,6 @@ enum float_operation
#define Debug (REGISTERS[86])
#define DEPC (REGISTERS[87])
#define EPC (REGISTERS[88])
-#define COCIDX (LAST_EMBED_REGNUM + 2) /* special case : outside the normal range */
/* All internal state modified by signal_exception() that may need to be
rolled back for passing moment-of-exception image back to gdb. */