aboutsummaryrefslogtreecommitdiff
path: root/sim/mips/sim-main.h
diff options
context:
space:
mode:
authorNick Clifton <nickc@redhat.com>2000-05-29 19:38:39 +0000
committerNick Clifton <nickc@redhat.com>2000-05-29 19:38:39 +0000
commit4c0deff44c2e5fcc1b622edee166240a317a04f8 (patch)
tree7049b88434662bffaad9bd6766c7296b57ed65c2 /sim/mips/sim-main.h
parent67f5c7ef0f567d5866f23343c15c95f5eea61cba (diff)
downloadgdb-4c0deff44c2e5fcc1b622edee166240a317a04f8.zip
gdb-4c0deff44c2e5fcc1b622edee166240a317a04f8.tar.gz
gdb-4c0deff44c2e5fcc1b622edee166240a317a04f8.tar.bz2
Define GPR_CLEAR
Diffstat (limited to 'sim/mips/sim-main.h')
-rw-r--r--sim/mips/sim-main.h7
1 files changed, 7 insertions, 0 deletions
diff --git a/sim/mips/sim-main.h b/sim/mips/sim-main.h
index 6b6a6f9..4ec46e9 100644
--- a/sim/mips/sim-main.h
+++ b/sim/mips/sim-main.h
@@ -773,6 +773,13 @@ char* pr_addr PARAMS ((SIM_ADDR addr));
char* pr_uword64 PARAMS ((uword64 addr));
+/* Some mips flavours split their GPR banks into two halves. */
+#ifdef SPLIT_GPR
+#define GPR_CLEAR(N) do { GPR_SET((N),0); GPR1_SET((N),0); } while (0)
+#else
+#define GPR_CLEAR(N) do { GPR_SET((N),0); } while (0)
+#endif
+
void mips_cpu_exception_trigger(SIM_DESC sd, sim_cpu* cpu, address_word pc);
void mips_cpu_exception_suspend(SIM_DESC sd, sim_cpu* cpu, int exception);
void mips_cpu_exception_resume(SIM_DESC sd, sim_cpu* cpu, int exception);