aboutsummaryrefslogtreecommitdiff
path: root/opcodes
diff options
context:
space:
mode:
authorAndre Vieira <andre.simoesdiasvieira@arm.com>2019-05-16 13:55:20 +0100
committerAndre Vieira <andre.simoesdiasvieira@arm.com>2019-05-16 16:37:01 +0100
commitf08d8ce3cd39f34f26dbc681d873e59a0d7e6780 (patch)
tree4452d13cc6f34ac8fed95aaf6bf04fb141878b8a /opcodes
parent73cd51e51b294af9591ecc2e8a28a9bec4f466b3 (diff)
downloadgdb-f08d8ce3cd39f34f26dbc681d873e59a0d7e6780.zip
gdb-f08d8ce3cd39f34f26dbc681d873e59a0d7e6780.tar.gz
gdb-f08d8ce3cd39f34f26dbc681d873e59a0d7e6780.tar.bz2
[PATCH 38/57][Arm][OBJDUMP] Disable the use of MVE reserved coproc numbers in coprocessor instructions
opcodes/ChangeLog: 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com> * arm-dis.c (print_insn_coprocessor_1): Disable the use of coprocessors 8, 14 and 15 for Armv8.1-M Mainline.
Diffstat (limited to 'opcodes')
-rw-r--r--opcodes/ChangeLog5
-rw-r--r--opcodes/arm-dis.c7
2 files changed, 12 insertions, 0 deletions
diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog
index ad73bdf..c2f78fc 100644
--- a/opcodes/ChangeLog
+++ b/opcodes/ChangeLog
@@ -1,4 +1,9 @@
2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
+
+ * arm-dis.c (print_insn_coprocessor_1): Disable the use of coprocessors
+ 8, 14 and 15 for Armv8.1-M Mainline.
+
+2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
Michael Collison <michael.collison@arm.com>
* arm-dis.c (enum mve_instructions): New enum.
diff --git a/opcodes/arm-dis.c b/opcodes/arm-dis.c
index 615f34f..ddf707d 100644
--- a/opcodes/arm-dis.c
+++ b/opcodes/arm-dis.c
@@ -3731,6 +3731,13 @@ print_insn_coprocessor (bfd_vma pc,
{
if (cp_num == 9 || cp_num == 10 || cp_num == 11)
is_unpredictable = TRUE;
+
+ /* Armv8.1-M Mainline FP & MVE instructions. */
+ if (ARM_CPU_HAS_FEATURE (arm_ext_v8_1m_main, allowed_arches)
+ && !ARM_CPU_IS_ANY (allowed_arches)
+ && (cp_num == 8 || cp_num == 14 || cp_num == 15))
+ continue;
+
}
else if (insn->value == 0x0e000000 /* cdp */
|| insn->value == 0xfe000000 /* cdp2 */