aboutsummaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorAdam Nemet <anemet@caviumnetworks.com>2008-04-28 16:59:27 +0000
committerAdam Nemet <anemet@caviumnetworks.com>2008-04-28 16:59:27 +0000
commitd0799671812de22077ddeb9f0e35aca33a264dd8 (patch)
tree5ffd1c66790629641ebc5ad961384f8b0d1b9044 /include
parented1831c09de81d65be4f7ccf565818fd2d730ef5 (diff)
downloadgdb-d0799671812de22077ddeb9f0e35aca33a264dd8.zip
gdb-d0799671812de22077ddeb9f0e35aca33a264dd8.tar.gz
gdb-d0799671812de22077ddeb9f0e35aca33a264dd8.tar.bz2
* mips.h (INSN_MACRO): Move it up to the the pinfo macros.
(INSN2_M_FP_S, INSN2_M_FP_D): New pinfo2 macros.
Diffstat (limited to 'include')
-rw-r--r--include/opcode/ChangeLog5
-rw-r--r--include/opcode/mips.h15
2 files changed, 16 insertions, 4 deletions
diff --git a/include/opcode/ChangeLog b/include/opcode/ChangeLog
index 0e9a494..95c26e0 100644
--- a/include/opcode/ChangeLog
+++ b/include/opcode/ChangeLog
@@ -1,3 +1,8 @@
+2008-04-28 Adam Nemet <anemet@caviumnetworks.com>
+
+ * mips.h (INSN_MACRO): Move it up to the the pinfo macros.
+ (INSN2_M_FP_S, INSN2_M_FP_D): New pinfo2 macros.
+
2008-04-14 Edmar Wienskoski <edmar@freescale.com>
* ppc.h: (PPC_OPCODE_E500MC): New.
diff --git a/include/opcode/mips.h b/include/opcode/mips.h
index 6ddc9d0..b7de689 100644
--- a/include/opcode/mips.h
+++ b/include/opcode/mips.h
@@ -456,6 +456,9 @@ struct mips_opcode
#define INSN_MULT 0x40000000
/* Instruction synchronize shared memory. */
#define INSN_SYNC 0x80000000
+/* Instruction is actually a macro. It should be ignored by the
+ disassembler, and requires special treatment by the assembler. */
+#define INSN_MACRO 0xffffffff
/* These are the bits which may be set in the pinfo2 field of an
instruction. */
@@ -466,10 +469,14 @@ struct mips_opcode
#define INSN2_READ_MDMX_ACC 0x00000002
/* Instruction writes MDMX accumulator. */
#define INSN2_WRITE_MDMX_ACC 0x00000004
-
-/* Instruction is actually a macro. It should be ignored by the
- disassembler, and requires special treatment by the assembler. */
-#define INSN_MACRO 0xffffffff
+/* Macro uses single-precision floating-point instructions. This should
+ only be set for macros. For instructions, FP_S in pinfo carries the
+ same information. */
+#define INSN2_M_FP_S 0x00000008
+/* Macro uses double-precision floating-point instructions. This should
+ only be set for macros. For instructions, FP_D in pinfo carries the
+ same information. */
+#define INSN2_M_FP_D 0x00000010
/* Masks used to mark instructions to indicate which MIPS ISA level
they were introduced in. INSN_ISA_MASK masks an enumeration that