aboutsummaryrefslogtreecommitdiff
path: root/gas/ChangeLog
diff options
context:
space:
mode:
authorJan Beulich <jbeulich@novell.com>2017-11-24 08:42:57 +0100
committerJan Beulich <jbeulich@suse.com>2017-11-24 08:42:57 +0100
commit6d2cd6b2084d980a4baf5b4bdce8499c2295a672 (patch)
treed1fef500dc1380901d2bf94be2c00d52f4061035 /gas/ChangeLog
parentac465521a50102d589a6a05a1e722dfa349d3181 (diff)
downloadgdb-6d2cd6b2084d980a4baf5b4bdce8499c2295a672.zip
gdb-6d2cd6b2084d980a4baf5b4bdce8499c2295a672.tar.gz
gdb-6d2cd6b2084d980a4baf5b4bdce8499c2295a672.tar.bz2
x86: reject further invalid AVX-512 masking constructs
For one the register type used for masking should be validated. And then we shouldn't accept input producing encodings which will #UD when executed, as is the case when EVEX.Z is set while EVEX.AAA is zero.
Diffstat (limited to 'gas/ChangeLog')
-rw-r--r--gas/ChangeLog11
1 files changed, 11 insertions, 0 deletions
diff --git a/gas/ChangeLog b/gas/ChangeLog
index c355559..d6c9d4c 100644
--- a/gas/ChangeLog
+++ b/gas/ChangeLog
@@ -1,5 +1,16 @@
2017-11-24 Jan Beulich <jbeulich@suse.com>
+ * config/tc-i386.c (check_VecOperations): Check register type
+ for masking. Quote the actual register name in the respective
+ diagnostic. Check {z} wasn't specified on its own.
+ * testsuite/gas/i386/inval-avx512f.s,
+ testsuite/gas/i386/x86-64-inval-avx512f.s: Add further bad
+ masking tests.
+ * testsuite/gas/i386/inval-avx512f.l,
+ testsuite/gas/i386/x86-64-inval-avx512f.l: Adjust expectations.
+
+2017-11-24 Jan Beulich <jbeulich@suse.com>
+
* testsuite/gas/i386/intel.d, testsuite/gas/i386/opcode.d,
testsuite/gas/i386/opcode-suffix.d, testsuite/gas/i386/sse3.d,
testsuite/gas/i386/sse-noavx.d, testsuite/gas/i386/x86-64-sse3.d,