aboutsummaryrefslogtreecommitdiff
path: root/bfd/cpu-mips.c
diff options
context:
space:
mode:
authorEric Christopher <echristo@gmail.com>2001-08-31 21:24:28 +0000
committerEric Christopher <echristo@gmail.com>2001-08-31 21:24:28 +0000
commita1cd6a8fe3b1744a39e4743933ee788b69752235 (patch)
tree8251141b65c7ecf8488d7d53a35ed17173962d89 /bfd/cpu-mips.c
parenta98b9439f964146173d12b685993a33f74124ff0 (diff)
downloadgdb-a1cd6a8fe3b1744a39e4743933ee788b69752235.zip
gdb-a1cd6a8fe3b1744a39e4743933ee788b69752235.tar.gz
gdb-a1cd6a8fe3b1744a39e4743933ee788b69752235.tar.bz2
2001-08-31 Eric Christopher <echristo@redhat.com>
Jason Eckhardt <jle@redhat.com> * bfd/archures.c: Add mipsisa32 and mipsisa64. Remove mips32, mips32_4k and mips64. * bfd/aoutx.h: Remove bfd_mach_mips32, bfd_mach_mips32_4k, bfd_mach_mips64. Add bfd_mach_mipsisa32, bfd_mach_mipsisa64. * bfd/cpu-mips.c: Ditto. * bfd/elf32-mips.c (_bfd_mips_elf_final_write_processing): Ditto. * bfd/bfd-in2.h: Regenerate.
Diffstat (limited to 'bfd/cpu-mips.c')
-rw-r--r--bfd/cpu-mips.c10
1 files changed, 4 insertions, 6 deletions
diff --git a/bfd/cpu-mips.c b/bfd/cpu-mips.c
index ee6574b..888d863 100644
--- a/bfd/cpu-mips.c
+++ b/bfd/cpu-mips.c
@@ -57,10 +57,9 @@ enum
I_mips10000,
I_mips12000,
I_mips16,
- I_mips32,
- I_mips32_4k,
I_mips5,
- I_mips64,
+ I_mipsisa32,
+ I_mipsisa64,
I_sb1,
};
@@ -84,10 +83,9 @@ static const bfd_arch_info_type arch_info_struct[] =
N (64, 64, bfd_mach_mips10000,"mips:10000", false, NN(I_mips10000)),
N (64, 64, bfd_mach_mips12000,"mips:12000", false, NN(I_mips12000)),
N (64, 64, bfd_mach_mips16, "mips:16", false, NN(I_mips16)),
- N (32, 32, bfd_mach_mips32, "mips:mips32", false, NN(I_mips32)),
- N (32, 32, bfd_mach_mips32_4k,"mips:mips32-4k", false, NN(I_mips32_4k)),
N (64, 64, bfd_mach_mips5, "mips:mips5", false, NN(I_mips5)),
- N (64, 64, bfd_mach_mips64, "mips:mips64", false, NN(I_mips64)),
+ N (32, 32, bfd_mach_mipsisa32, "mips:isa32", false, NN(I_mipsisa32)),
+ N (64, 64, bfd_mach_mipsisa64, "mips:isa64", false, NN(I_mipsisa64)),
N (64, 64, bfd_mach_mips_sb1, "mips:sb1", false, 0),
};